US20130248926A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- US20130248926A1 US20130248926A1 US13/789,012 US201313789012A US2013248926A1 US 20130248926 A1 US20130248926 A1 US 20130248926A1 US 201313789012 A US201313789012 A US 201313789012A US 2013248926 A1 US2013248926 A1 US 2013248926A1
- Authority
- US
- United States
- Prior art keywords
- layer
- igbt
- emitter
- conductivity type
- base layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 66
- 239000000758 substrate Substances 0.000 claims abstract description 32
- 239000000969 carrier Substances 0.000 claims abstract description 7
- 238000009413 insulation Methods 0.000 claims description 8
- 238000009826 distribution Methods 0.000 description 34
- 230000003071 parasitic effect Effects 0.000 description 31
- 230000000694 effects Effects 0.000 description 8
- 230000005684 electric field Effects 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 229920006395 saturated elastomer Polymers 0.000 description 2
- 238000003892 spreading Methods 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7394—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET on an insulating layer or substrate, e.g. thin film device or device isolated from the bulk substrate
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29K—INDEXING SCHEME ASSOCIATED WITH SUBCLASSES B29B, B29C OR B29D, RELATING TO MOULDING MATERIALS OR TO MATERIALS FOR MOULDS, REINFORCEMENTS, FILLERS OR PREFORMED PARTS, e.g. INSERTS
- B29K2105/00—Condition, form or state of moulded material or of the material to be shaped
- B29K2105/26—Scrap or recycled material
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02W—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO WASTEWATER TREATMENT OR WASTE MANAGEMENT
- Y02W30/00—Technologies for solid waste management
- Y02W30/50—Reuse, recycling or recovery technologies
- Y02W30/62—Plastics recycling; Rubber recycling
Definitions
- the present invention relates to a semiconductor device, and more particularly, to a high-voltage power semiconductor device.
- FIG. 49 is a top view of a conventional horizontal n-channel IGBT (Insulated Gate Bipolar Transistor) generally denoted at 700 .
- FIG. 50 is a cross sectional view of FIG. 49 taken along the direction X-X.
- the IGBT 700 includes a p-type substrate 1 .
- the p-type substrate 1 seats an n ⁇ layer 2 in which an n-type buffer layer 3 is formed.
- a p-type base layer 5 is formed in the n ⁇ layer 2 , over a predetermined distance from the p-type collector layer 4 .
- an n-type emitter layer (n + ) 6 is formed so that it is on the inner side relative to a peripheral portion of the p-type base layer 5 and shallower than the p-type base layer 5 .
- a p-type emitter layer (p + ) 7 as well is formed in the p-type base layer 5 .
- a field oxide film 8 is formed on the surface of the n ⁇ layer 2 which is located between the n-type buffer layer 3 and the p-type base layer 5 .
- a gate wire 10 is disposed via a gate oxide film 9 .
- a protection film 11 which is disposed covering the field oxide film 8 and the like.
- a gate electrode 12 is disposed such that it is electrically connected with the gate wire 10 .
- An emitter electrode 13 is further disposed such that it is electrically connected with both the n-type emitter layer 6 and the p-type emitter layer 7 .
- a collector electrode 14 is disposed such that it is electrically connected with the p-type collector layer 4 .
- the emitter electrode 13 , the collector electrode 14 and the gate electrode 12 are electrically isolated from each other.
- the p-type collector layer 4 is located at the center of the IGBT 700 in which structure the n-type buffer layer 3 , the n ⁇ layer 2 , the p-type base layer 5 , the n-type emitter layer 6 and the p-type emitter layer 7 surround the p-type collector layer 4 in this order, and this structure has an endless shape which is defined by connecting two semi-circular sections by straight sections.
- FIG. 49 omits the field oxide film 8 , the gate oxide film 9 , the gate wire 10 , the gate electrode 12 , the protection film 11 , the emitter electrode 13 and the collector electrode 14 (JPB 3647802).
- FIG. 51 shows a collector-emitter current (I CE ) characteristic which the IGBT 1000 exhibits upon application of a collector-emitter voltage (V CE ) in a condition that a constant gate-emitter voltage (V GE ) is applied upon the IGBT 700 .
- the collector-emitter voltage (V CE ) is measured along the horizontal axis, whereas the vertical axis denotes the collector-emitter current (I CE ).
- a room temperature is a temperature for measurement.
- FIG. 52 shows the turn-off waveform of the IGBT 700 .
- the turn-off time is measured along the horizontal axis and the collector-emitter voltage (V CE ) or the collector-emitter current (I CE ) is measured along the vertical axis.
- V CE collector-emitter voltage
- I CE collector-emitter current
- the fall time i.e., the time needed for I CE to come down to 10% from 90% which is the maximum value
- the junction-isolated (JI) horizontal IGBT 700 in which the IGBT is formed in the n ⁇ layer 2 on the p-type substrate 1 thus has problem that its switching speed is slow and it has a large switching loss.
- the horizontal IGBT 700 has a further problem that a short-circuit in an inverter circuit or the like latches up a parasitic thyristor which is formed by the p-type collector layer 4 /the n-type buffer layer 3 /the n ⁇ layer 2 /the p-type base layer 5 /the n-type emitter layer 6 and increases the current density of the IGBT 700 so that the IGBT may get destroyed easily.
- an object of the present invention is to provide a semiconductor device which exhibits an improved collector-emitter current characteristic, shortens the fall time and increases the latch-up tolerance of a parasitic thyristor.
- the present invention is directed to a horizontal semiconductor device having multiple unit semiconductor elements, each of said unit semiconductor element formed by an IGBT including:
- the present invention it is possible to obtain a semiconductor device which exhibits an excellent collector-emitter current characteristic and has a short fall time and in which the latch-up tolerance of a parasitic thyristor is high.
- FIG. 1 is a top view of an IGBT according to an embodiment 1 of the present invention.
- FIG. 2 is a cross sectional view of the IGBT according to the embodiment 1 of the present invention.
- FIG. 3 is a top view of another IGBT according to the embodiment 1 of the present invention.
- FIG. 4 shows a relationship between the number of unit IGBTs included in the IGBT according to the embodiment 1 of the present invention and the total channel width;
- FIG. 5 shows a channel region of a conventional IGBT over the IGBT according to the embodiment of the present invention
- FIG. 6 is a graph which compares the surface area size of the IGBT according to the embodiment 1 of the present invention with that of a conventional IGBT;
- FIG. 7 is a graph which compares the surface area size of the IGBT according to the embodiment 1 of the present invention with that of a conventional IGBT;
- FIG. 8 shows a relationship between a collector-emitter voltage (V CE ) and a collector-emitter current (I CE ) in the IGBT according to the embodiment of the present invention
- FIG. 9 is a top view of an IGBT according to an embodiment 2 of the present invention.
- FIG. 10 is a cross sectional view of the IGBT according to the embodiment 2 of the present invention.
- FIG. 11 is a top view of another IGBT according to the embodiment 2 of the present invention.
- FIG. 12 shows the turn-off waveform of the IGBT according to the embodiment 2 of the present invention.
- FIG. 13 shows an electric potential distribution, a current distribution, and the boundary line of a depletion region as they are at the time of switching turn-off of a resistance load within the IGBT according to the embodiment 1 of the present invention
- FIG. 14 shows a hole distribution as it is at the time of switching turn-off of a resistance load within the IGBT according to the embodiment 1 of the present invention
- FIG. 15 shows a hole distribution and an electron distribution as they are at the time of switching turn-off of a resistance load, and a concentration as it is in equilibrium within the IGBT according to the embodiment 1 of the present invention
- FIG. 16 shows an electric potential distribution, a current distribution, and the boundary line of a depletion region within the IGBT as they are at the time of switching turn-off of a resistance load according to the embodiment 2 of the present invention
- FIG. 17 shows a hole distribution as it is at the time of switching turn-off of a resistance load within the IGBT according to the embodiment 2 of the present invention
- FIG. 18 shows a hole distribution and an electron distribution as they are at the time of switching turn-off of a resistance load, and a concentration as it is in equilibrium within the IGBT according to the embodiment 2 of the present invention
- FIG. 19 is a cross sectional view of an IGBT according to a embodiment 3 of the present invention.
- FIG. 20 is a cross sectional view of other IGBT according to the embodiment 3 of the present invention.
- FIG. 21 shows an electric field distribution, a current distribution, and the boundary line of a depletion region within the IGBT as they are at the time of switching turn-off of a resistance load according to the embodiment 2 of the present invention
- FIG. 22 shows an electric field distribution, a current distribution, and the boundary line of a depletion region within the IGBT as they are at the time of switching turn-off of a resistance load according to the embodiment 3 of the present invention
- FIG. 23 is a top view of a part of an IGBT according to an embodiment 4 of the present invention.
- FIG. 24 is a cross sectional view of the IGBT according to the embodiment 4 of the present invention.
- FIG. 25 is a cross sectional view of the IGBT according to the embodiment 4 of the present invention.
- FIG. 26 is a top view of a part of the IGBT according to the embodiment 4 of the present invention.
- FIG. 27A , FIG. 27B , FIG. 27C , and FIG. 27D are top views which show different arrangements of a p-type emitter layer in the IGBT according to the embodiment 4 of the present invention.
- FIG. 28 is a top view of a part of an IGBT according to an embodiment 5 of the present invention.
- FIG. 29 is a cross sectional view of the IGBT according to the embodiment 5 of the present invention.
- FIG. 30 is a top view of an IGBT according to an embodiment 6 of the present invention.
- FIG. 31 is a top view of another IGBT according to the embodiment 6 of the present invention.
- FIG. 32 is a cross sectional view of the IGBT according to the embodiment 6 of the present invention.
- FIG. 33 is a cross sectional view of an IGBT according to a embodiment 7 of the present invention.
- FIG. 34 is a cross sectional view of another IGBT according to the embodiment 7 of the present invention.
- FIG. 35 is a top view of a part of an IGBT according to an embodiment 8 of the present invention.
- FIG. 36 is a cross sectional view of the IGBT according to the embodiment 8 of the present invention.
- FIG. 37 is a cross sectional view of the IGBT according to the embodiment 8 of the present invention.
- FIG. 38 is a top view which shows the arrangement of a p-type emitter layer in an IGBT according to an embodiment 9 of the present invention.
- FIG. 39 is a cross sectional view of the IGBT according to the embodiment 9 of the present invention.
- FIG. 40 is a top view of an IGBT according to an embodiment 10 of the present invention.
- FIG. 41 is an enlarged view of the IGBT according to the embodiment 10 of the present invention.
- FIG. 42 is an enlarged view of the IGBT according to the embodiment 10 of the present invention.
- FIG. 43 is an enlarged view of the IGBT according to the embodiment 10 of the present invention.
- FIG. 44 is a top view of other IGBT according to the embodiment 10 of the present invention.
- FIG. 45 is an enlarged view of another IGBT according to the embodiment 10 of the present invention.
- FIG. 46 is an enlarged view of another IGBT according to the embodiment 10 of the present invention.
- FIG. 47 is an enlarged view of another IGBT according to the embodiment 10 of the present invention.
- FIG. 48 is a cross sectional view of the IGBT according to the embodiment 10 of the present invention.
- FIG. 49 is a top view of a conventional IGBT
- FIG. 50 is a cross sectional view of the conventional IGBT
- FIG. 51 shows a relationship between a collector-emitter voltage (V CE ) and a collector-emitter current (I CE ) in the conventional IGBT;
- FIG. 52 shows the turn-off waveform of the conventional IGBT.
- FIG. 1 is a top view of a horizontal n-channel IGBT (Insulated Gate Bipolar Transistor) according to the embodiment 1 of the present invention generally denoted at 100 .
- FIG. 2 is a cross sectional view of FIG. 1 taken along the direction A-A.
- IGBT Insulated Gate Bipolar Transistor
- the IGBT 100 includes a p-type substrate 1 of silicon or the like.
- the p-type substrate 1 seats an n ⁇ layer 2 in which an n-type buffer layer 3 is selectively formed.
- the buffer layer 3 may be omitted (This similarly applies also to the embodiments described below.).
- the p-type base layer 5 is selectively formed in over a predetermined distance from the p-type collector layer 4 .
- the n-type emitter layers (n + ) 6 are selectively formed so that they are located on the inner side relative to a peripheral portion of the p-type base layer 5 and shallower than the p-type base layer 5 .
- a p-type emitter layer (p + ) 7 as well is formed in the p-type base layer 5 .
- a field oxide film 8 which may be a silicon oxide film for instance is formed on the surface of the n ⁇ layer 2 which is located between the n-type buffer layer 3 and the p-type base layer 5 .
- a gate wire 10 is disposed via a gate oxide film 9 which may be a silicon oxide film for example.
- the gate wire 10 is made of aluminum for example.
- a protection film 11 which may be a silicon nitride film for instance is disposed covering the field oxide film 8 , etc.
- a gate electrode 12 is disposed such that it is electrically connected with the gate wire 10 .
- the gate electrode 12 is made of aluminum for example.
- An emitter electrode 13 is further disposed such that it is electrically connected with both the n-type emitter layers 6 and the p-type emitter layer 7 .
- a collector electrode 14 is disposed such that it is electrically connected with the p-type collector layer 4 .
- the emitter electrode 13 and the collector electrode 14 are made of aluminum for instance.
- the emitter electrode 13 , the collector electrode 14 and the gate electrode 12 are electrically isolated from each other.
- the IGBT 100 has a structure that ring-like multiple unit IGBTs, in each one of which the p-type collector layer 4 is located at the center and surrounded by the n-type buffer layer 3 , the n ⁇ layer 2 , the p-type base layer 5 , the n-type emitter layer 6 and the p-type emitter layer 7 in this order, are arranged adjacent to each other and disposed side by side.
- the unit IGBTs have circular shapes
- the unit IGBTs may have oval shapes which are close to circles or polygonal shapes which are close to circles.
- FIG. 3 is a top view of another IGBT according to the embodiment 1 of the present invention generally denoted at 150 .
- This is the same structure as that of the IGBT 100 except for that the p-type emitter layers 7 of circle-like adjacent unit IGBTs partially overlap each other.
- FIG. 4 shows a relationship between the number of unit IGBTs and the total channel width, each in an instance that an IGBT is formed by a single conventional IGBT 700 which is long and thin and has an endless shape and an instance that an IGBT is like the IGBT 150 according to the embodiment 1 which is formed by plural circular unit IGBTs.
- the horizontal axis denotes the number of unit IGBTs and the vertical axis denotes the total channel width.
- the total channel width is longer as compared with where only one thing and long IGBT is used:
- the total channel width in an instance that ten unit IGBTs are disposed side by side is approximately double the channel width of one IGBT.
- FIG. 5 shows a channel region of the conventional IGBT 700 over the IGBT 150 which is formed by three unit IGBTs. It is seen that use of the IGBT 150 according to the embodiment 1 increases the channel width.
- FIG. 6 is a graph which compares the surface area sizes (occupation area sizes) of the IGBT 150 according to the embodiment 1 and the conventional IGBT which are compared against each other in FIG. 5 .
- the horizontal axis denotes the number of unit IGBTs, while the vertical axis denotes the surface area size of the IGBT. It is seen that more unit IGBTs in the structure, the smaller the surface area size is, as compared with the IGBT 700 which has the conventional structure.
- the surface area size indicated by the shaded area can be reduced as compared with the IGBT 700 which has the conventional structure.
- use of the IGBT 100 or 150 according to the embodiment 1 reduces the surface area size (occupation area size) and extends the total channel width as compared with the IGBT 700 which has the conventional structure.
- FIG. 8 shows a collector-emitter current (I CE ) characteristic which the IGBT 1500 according to the embodiment 1 exhibits upon application of a collector-emitter voltage (V CE ) in a condition that a constant gate-emitter voltage (V GE ) is applied upon the IGBT 150 .
- the collector-emitter voltage (V CE ) is measured along the horizontal axis, whereas the vertical axis denotes the collector-emitter current (I CE ).
- a room temperature is a temperature for measurement.
- the improved I CE characteristic is attributable to the longer total channel width than that of the IGBT 700 which has the conventional structure.
- FIGS. 4 through 8 refer to the IGBT 150 , an approximately similar result is obtained on the IGBT 100 as well.
- FIG. 9 is a top view of a horizontal n-channel IGBT according to the embodiment 2 of the present invention generally denoted at 200 .
- FIG. 10 is a cross sectional view of FIG. 9 taken along the direction B-B.
- the same reference symbols as those appearing in FIGS. 1 and 2 denote the same or corresponding portions.
- the IGBT 200 has an SOI structure in which a buried oxide film 20 which may be a silicon oxide film for example is formed between the p-type substrate 1 and the n ⁇ layer 2 .
- the structure is otherwise the same as that of the IGBT 100 .
- the structure of the IGBT 200 shown in the top view in FIG. 9 is the same as the structure of the IGBT 100 shown in FIG. 2 .
- the conductivity type of the substrate 1 can be chosen irrespectively of the conductivity type of the n ⁇ layer 2 .
- FIG. 11 is a top view of another IGBT according to the embodiment 2 of the present invention generally denoted at 250 .
- This is the same structure as that of the IGBT 200 except for that the p-type emitter layers 7 of circle-like adjacent unit IGBTs partially overlap each other.
- the IGBTs 100 and 150 according to the embodiment 1 may be called “the junction-isolated type” while the IGBTs 200 and 250 according to the embodiment 2 may be called “dielectric-isolated type”.
- FIG. 12 shows the turn-off waveform of the IGBT 200 .
- the turn-off time is measured along the horizontal axis and the collector-emitter voltage (V CE ) or the collector-emitter current (I CE ) is measured along the vertical axis.
- V CE collector-emitter voltage
- I CE collector-emitter current
- the symbols ( 1 V ) and ( 1 C ) denote changes of the V CE value and the I CE value in the IGBT 100 according to the embodiment 1
- the symbols ( 2 V ) and ( 2 C ) denote changes of the V CE value and the I CE value in the IGBT 200 according to the embodiment 2 .
- the fall time (tf: the time needed for I CE to come down to 10% from 90% which is the maximum value) has a large value exceeding 1 ⁇ s in the IGBT 700 which has the conventional structure shown in FIG. 50
- the fall time is approximately 0.5 ⁇ s in the IGBT (See ( 2 C).) according to the embodiment 2 .
- the IGBT according to the embodiment 2 thus has a faster switching speed and a smaller switching loss than the conventional IGBT ( FIG. 52 ).
- I CE decreases at about the same absolute value of falling rate as that of the rising rate of V CE .
- FIG. 13 shows a current distribution (solid lines) and a voltage distribution (dashed lines) and the boundary line of a depletion region (dotted-and-dashed line) as they are at the time of switching turn-off of a resistance load (10.6 ⁇ s) within the junction-isolated horizontal IGBT 100 according to the embodiment 1 described above, which drawing corresponds to the cross sectional view in FIG. 1 .
- junction-isolated horizontal IGBT 100 In the case of the junction-isolated horizontal IGBT 100 , a depletion layer expanding from the emitter side spreads not only to the collector side but even to the p-type substrate, and therefore, the electric potential distribution and the current distribution as well spread to the p-type substrate. This suppresses depletion toward the collector side and makes the V CE increase relatively moderate. As a result, the corresponding I CE decrease as well is relatively moderate.
- FIG. 14 shows a hole distribution (solid lines) as it is at the time of switching turn-off of a resistance load (10.6 ⁇ s) within the junction-isolated horizontal IGBT 100 according to the embodiment 1 described above, which drawing corresponds to the cross sectional view in FIG. 1 .
- junction-isolated horizontal IGBT 100 As shown in FIG. 13 , depletion toward the collector side from the emitter side is suppressed, there are numerous holes distributed inside n ⁇ layer and the p-type substrate. When there are numerous holes distributed inside n ⁇ layer, the p-type substrate and the like, it takes time until the holes disappear and the fall time (tf) becomes relatively long.
- FIG. 15 shows (a) a hole distribution and (b) an electron distribution at the time of switching turn-off of a resistance load (10.6 ⁇ s) and (c) a concentration as it is in equilibrium within the junction-isolated horizontal IGBT 100 according to the embodiment 1 described above, which drawing shows the distributions from the collector side to the emitter side at a constant depth inside n ⁇ layer.
- the n ⁇ layer excessively contains holes and electrons beyond their concentrations in equilibrium. Since there are numerous and excessive holes and electrons within the n ⁇ layer, it takes a long time before the excessive holes and electrons disappear from the n ⁇ layer. Due to this, the fall time (tf) is only slightly faster than in the IGBT 700 which has the conventional structure.
- FIG. 16 shows an electric potential distribution (solid lines), (b) a current distribution (dashed lines) and the boundary line of a depletion region (dotted-and-dashed line) at the time of switching turn-off of a resistance load (10.6 ⁇ s) within the dielectric-isolated horizontal IGBT 200 according to the embodiment 2 , which drawing corresponds to the cross sectional view in FIG. 10 .
- the dielectric-isolated horizontal IGBT 200 due to the buried oxide film present between the n ⁇ layer and the p-type substrate, a depletion layer spreading from the emitter side will not expand to the p-type substrate but instead grows toward the collector side within the n ⁇ layer.
- the p-type substrate therefore does not have a current distribution or an electric potential distribution. This encourages depletion toward the collector side, which increases V CE . In consequence, the corresponding I CE as well increases, which quickens the fall time (tf).
- FIG. 17 shows a hole distribution (denoted at the solid lines) as it is at the time of switching turn-off of a resistance load (10.6 ⁇ s) within the dielectric-isolated horizontal IGBT 200 according to the embodiment 2 , which drawing corresponds to the cross sectional view in FIG. 10 .
- FIG. 18 shows (a) a hole distribution and (b) an electron distribution at the time of switching turn-off of a resistance load (10.6 ⁇ s) and (c) a concentration as it is in equilibrium within the dielectric-isolated horizontal IGBT 200 , which drawing shows the distributions from the collector side to the emitter side at a constant depth inside n ⁇ layer.
- the IGBT 200 according to the embodiment 2 thus shortens the fall time (tf), in addition to the improved emitter current (I SE ) characteristic which is realized by the IGBT 100 according to the embodiment 1 .
- FIGS. 16 through 18 refer to the IGBT 200 , an approximately similar effect is attained by the IGBT 250 as well.
- the structure of disposing the insulation film 20 between the p-type substrate 1 and the n ⁇ layer is applicable also to conventional IGBTs.
- FIG. 19 is a cross sectional view of a horizontal n-channel IGBT according to the embodiment 3 of the present invention generally denoted at 300 , which is illustration viewed from the same direction as the A-A direction in FIG. 1 .
- the same reference symbols as those appearing in FIG. 2 denote the same or corresponding portions.
- the IGBT 300 shown in FIG. 19 includes, on the emitter side, a p ⁇ layer 30 which is formed narrower and deeper than the p-type base layer 5 but not deep enough to reach the p-type substrate 1 in such a manner that it contacts the bottom surface of the p-type base layer 5 .
- the structure is otherwise the same as that of the IGBT 100 which is shown in FIG. 2 .
- FIG. 20 is a cross sectional view of other horizontal n-channel IGBT according to the embodiment 3 of the present invention generally denoted at 350 , which is illustration viewed from the same direction as the B-B direction in FIG. 9 .
- the same reference symbols as those appearing in FIG. 10 denote the same or corresponding portions.
- the IGBT 350 shown in FIG. 20 includes, on the emitter side, a p ⁇ layer 30 whose width (the length along the right-to-left direction in FIG. 20 ) is narrower and which is deeper than the p-type base layer 5 but not deep enough to reach the buried insulation film 20 in such a manner that it contacts the bottom surface of the p-type base layer 5 .
- the structure is otherwise the same as that of the IGBT 200 which is shown in FIG. 10 .
- FIG. 21 shows a current distribution (solid lines), an electric field distribution (dashed lines) and the boundary line of a depletion region (dotted-and-dashed line) as they are at the time of switching turn-off of a resistance load (10.6 ⁇ s) within the dielectric-isolated horizontal IGBT 200 according to the embodiment 2 , which drawing corresponds to the cross sectional view in FIG. 10 .
- FIG. 22 shows a current distribution (solid lines) and an electric field distribution (dashed lines) as they are at the time of switching turn-off of a resistance load (10.6 ⁇ s) and the boundary line of a depletion region (dotted-and-dashed line) within the dielectric-isolated horizontal IGBT 350 according to the embodiment 3 , which drawing corresponds to the cross sectional view in FIG. 20 .
- the p ⁇ layer may be disposed in a lower section of the p-type base layer, to thereby permit the hole current arriving at the n ⁇ layer on the emitter side easily flow into a section developing a high electric field at the bottom of the p ⁇ layer.
- FIG. 22 of the IGBT 350 shows that the hole current flowing immediately below the n-type emitter layer is less than in the IGBT 250 ( FIG. 21 ). In consequence, a parasitic thyristor will not easily operate in the IGBT 350 unlike in the IGBT 250 , which improves the latch-up tolerance.
- the width of the p ⁇ layer is narrower than the p-type base layer in the IGBT 350 . Due to this, the hole current arriving at the n ⁇ layer on the emitter side flows approximately upward within the p ⁇ layer to the emitter electrode, which shortens the fall time (tf) than in the IGBT 250 which does not include the p ⁇ layer.
- the p ⁇ layer formed in the lower section of the p-type base layer prevents latching-up of a parasitic thyristor and shortens the fall time (tf). This effect is remarkable particularly in the case of the IGBT 350 including the buried insulation film in particular.
- the structure that the p ⁇ layer is formed in the lower section of the p-type base layer may be applied to a conventional IGBT to achieve a similar effect.
- FIG. 23 is a top view of a part of a horizontal n-channel IGBT according to the embodiment 4 of the present invention generally denoted at 400 , showing the n-type emitter (n + ) layer 6 formed within the p-type base layer 5 (a connection region with an emitter electrode (emitter contact region)).
- the n-type emitter layer 6 includes multiple outwardly protruding projections (convex areas) 16 in the IGBT 400 .
- the relationship W 1 >W 2 holds between the width of the projections 16 (W 2 ) and the gap between the neighboring projections 16 (W 1 ).
- the structure is otherwise the same as that of the IGBT 100 described earlier.
- FIG. 24 is a cross sectional view of FIG. 23 taken along the direction C-C
- FIG. 25 is a cross sectional view of FIG. 23 taken along the direction D-D.
- FIGS. 24 and 25 also show the flows of holes as they are upon turning off of the IGBT and during the steady ON-state.
- the width of the n-type emitter layer in the cross sectional view in FIG. 24 is approximately equal to the width of the n-type emitter layer of the IGBT 100 shown in FIG. 1 . Meanwhile, the width of the n-type emitter layer in the cross sectional view in FIG. 25 is narrower than the width of the n-type emitter layer 6 of the IGBT 100 shown in FIG. 1 .
- the width of the n-type emitter (n + ) is narrow, the width of the p-type base layer right under the n-type emitter layer of a parasitic npn bipolar transistor formed by the n ⁇ layer/the p-type base layer/the n-type emitter layer is narrow, and the base resistance of the p-type base region is low.
- the latch-up tolerance of a parasitic thyristor improves in the IGBT.
- the projections 16 are portions of the n-type emitter layer 6 and the both are connected electrically with each other, and hence, use of this structure will not reduce the channel width than in the IGBT 100 .
- the collector-emitter current (I CE ) characteristic upon application of the collector-emitter voltage (V CE ) in a condition that the constant gate-emitter voltage (V GE ) is applied is excellent as in the IGBT 100 .
- the n-type emitter layer has the projections and their sizes satisfy the relationship W 1 >W 2 ( FIG. 23 ) in the IGBT 400 .
- W 1 >W 2 FIG. 23
- the n-type emitter layer has the projections and their sizes satisfy the relationship W 1 >W 2 ( FIG. 23 ) in the IGBT 400 .
- a gate electrode leading wire disposed between two projections as shown in FIG. 26 makes it unnecessary to sever the n-type emitter layer which intersects gate electrode leading wires as in the conventional structure. This permits disposing gate electrode leading wires without reducing the channel width.
- the collector-emitter current (I CE ) characteristic upon application of the collector-emitter voltage (V CE ) in a condition that the constant gate-emitter voltage (V GE ) is applied is excellent
- the n-type emitter layer having such a structure is applicable also to a conventional IGBT.
- FIG. 27 is a top view which shows the arrangement of the p-type emitter layer (denoted at the symbol “p + ” in FIGS. 24 and 25 ) vis-à-vis the n-type emitter layer in the horizontal n-channel IGBT shown in FIG. 23 .
- the p-type emitter layer may be shaped like a stripe which surrounds the n-type emitter layer.
- the p-type emitter layer may be shaped like a ring which is along the n-type emitter layer. Shown in FIG. 27 is the shape in which there is a predetermined gap between the p-type emitter layer and the n-type emitter layer, while shown in FIG. 27C is the shape in which the p-type emitter layer and the n-type emitter layer contact each other.
- the p-type emitter layer may be discontinuous along the n-type emitter layer.
- Such a configuration of the p-type emitter layer is applicable also to the p-type emitter layers of the other embodiments.
- FIG. 28 is a top view of a part of a horizontal n-channel IGBT according to the embodiment 5 of the present invention generally denoted at 500 , showing a connection region (emitter contact region) between the n-type emitter layer and the emitter electrode.
- FIG. 29 is a cross sectional view of the IGBT 500 shown in FIG. 28 taken along the direction E-E.
- the projections of the n-type emitter layer have T-shaped tips in addition to what the IGBT 400 ( FIG. 25 ) includes, which increases the size of the area where the n-type emitter layer and emitter electrode wires contact each other.
- the structure is otherwise the same as the IGBT 400 .
- the n-type emitter layer newly disposed in the IGBT 500 is formed to have a narrow width (the length along the horizontal direction in FIG. 29 ) as shown in FIG. 29 .
- the latch-up tolerance of a parasitic thyristor improves in the IGBT.
- the contact resistance between the n-type emitter layer and the emitter electrode wires is small.
- the projections of the n-type emitter layer are T-shaped unlike in the IGBT according to the embodiment 4 , which increases the size of the area where the n-type emitter layer and the emitter electrode wires contact each other and reduces the contact resistance between the n-type emitter layer and the emitter electrode wires.
- the result of this is an improved collector-emitter current (I CE ) characteristic upon application of the collector-emitter voltage (V CE ) in a condition that the constant gate-emitter voltage (V GE ) is applied.
- the n-type emitter layer having this structure is applicable also to a conventional IGBT.
- FIG. 30 is a top view is an IGBT generally denoted at 600 which is a combination of two IGBTs 150 according to the embodiment 1 .
- FIG. 31 is a top view is an IGBT generally denoted at 650 which is a combination of two IGBTs 700 .
- FIG. 32 is a cross sectional view of the IGBT 600 of FIG. 30 taken along the direction F-F.
- the same reference symbols as those used in FIGS. 2 and 3 denote the same or corresponding portions.
- the IGBTs 600 and 650 there are p-type emitter layers 17 disposed in areas between a common contact line to adjacent two unit IGBTs and two IGBTs and areas enclosed by three adjacent unit IGBTs, which expands the area sizes of the contact between the p-type emitter layers and the emitter electrode wires.
- the p-type emitter layers 7 and 17 are relatively wider than the n-type emitter layer 6 . This reduces the contact resistance between the p-type emitter layers 7 and 17 and emitter wires, and ensures a smooth flow of holes to the contact region, where the p-type emitter (p + ) layers and the emitter wires (emitter electrode) contact, without becoming stagnant immediately below the n-type emitter layer as shown in FIG. 32 . An indirect reason behind this is the reduced base resistance at the p-type base region right under the n-type emitter layer.
- the latch-up tolerance of a parasitic thyristor improves in the IGBT.
- FIG. 33 is a cross sectional view of a horizontal n-channel IGBT according to the embodiment 7 of the present invention generally denoted at 1100 , which is illustration viewed from the same direction as the A-A direction in FIG. 1 .
- the same reference symbols as those appearing in FIG. 19 denote the same or corresponding portions.
- the IGBT 1100 according to the embodiment 7 has a structure which does not include the p-type emitter layers 7 , except for which the structure is the same as that of the IGBT 300 .
- the IGBT 1100 there is no p-type emitter, but instead the p-type base layer 5 has a structure which serves also as a p-type emitter.
- FIG. 34 is a cross sectional view of other horizontal n-channel IGBT according to the embodiment 7 of the present invention generally denoted at 1150 , which is illustration viewed from the same direction as the A-A direction in FIG. 1 .
- the same reference symbols as those appearing in FIG. 20 denote the same or corresponding portions.
- the structure of the IGBT 1150 is the same that of the IGBT 1100 as it is modified to additionally include the buried insulation film 20 .
- the IGBT 1150 according to the embodiment 7 has the same structure as that of the IGBT 350 except for omission of the p-type emitter layers 7 .
- the IGBT 1150 as well, there is no p-type emitter, but instead the p-type base layer 5 serves also as a p-type emitter.
- the p ⁇ layer disposed in a lower section of the p-type base layer prevents latching-up of a parasitic thyristor and shortens the fall time (tf). This effect is remarkable particularly in the case of the IGBT 1150 including the buried insulation film in particular.
- the structure is simple as the p-type base layer 5 serves also as a p-type emitter, which in turn simplifies the manufacturing process.
- FIG. 35 is a top view of a part of a horizontal n-channel IGBT according to the embodiment 8 of the present invention generally denoted at 1200 , showing the n-type emitter (n + ) layer 6 formed within the p-type base layer 5 (a connection region with an emitter electrode (emitter contact region)).
- the n-type emitter layer 6 includes multiple outwardly protruding projections (convex areas) 16 in the IGBT 1200 , and the relationship W 1 >W 2 holds between the width of the projections 16 (W 2 ) and the gap between the neighboring projections 16 (W 1 ).
- FIG. 36 is a cross sectional view of FIG. 35 taken along the direction C-C
- FIG. 37 is a cross sectional view of FIG. 35 taken along the direction D-D.
- the IGBT 1200 according to the embodiment 8 has a structure which does not include the p-type emitter layers, except for which the structure is the same as that of the IGBT 400 .
- the p-type base layer 5 has a structure which serves also as a p-type emitter.
- the IGBT 1200 according to the embodiment 8 achieves an approximately similar effect to that according to the IGBT 400 described above.
- the structure is simple as the p-type base layer 5 serves also as a p-type emitter, which in turn simplifies the manufacturing process.
- the width of the n-type emitter (n+) is narrow in FIG. 37 , the width of the p-type base layer right under the n-type emitter layer of a parasitic npn bipolar transistor formed by the n ⁇ layer/the p-type base layer/the n-type emitter layer is narrow, and the base resistance of the p-type base region is low. This suppresses an operation of the parasitic npn bipolar transistor and prevents latching-up of a parasitic thyristor formed by the p-type collector layer/the n-type buffer layer/the n ⁇ layer/the p-type base layer/the n-type emitter layer.
- the latch-up tolerance of a parasitic thyristor improves in the IGBT.
- FIG. 38 is a top view of a part of a horizontal n-channel IGBT according to the embodiment 9 of the present invention generally denoted at 1300 , showing a connection region (emitter contact region) between the n-type emitter layer and the emitter electrode.
- FIG. 39 is a cross sectional view of the IGBT 1300 shown in FIG. 38 taken along the direction E-E.
- the IGBT 1300 according to the embodiment 9 has a structure which does not include the p-type emitter layers, except for which the structure is the same as that of the IGBT 500 .
- the IGBT 1300 there is no p-type emitter, but instead the p-type base layer 5 has a structure which serves also as a p-type emitter.
- the IGBT 1300 according to the embodiment 9 achieves an approximately similar effect to that according to the IGBT 500 described above.
- the structure is simple as the p-type base layer 5 serves also as a p-type emitter, which in turn simplifies the manufacturing process.
- the projections of the n-type emitter layer have T-shaped tips in addition to what the IGBT 400 according to the embodiment 4 includes, which increases the size of the area where the n-type emitter layer and emitter electrode wires contact each other and reduces the contact resistance between the n-type emitter layer and the emitter electrode wires.
- the result of this is an improved collector-emitter current (I CE ) characteristic upon application of the collector-emitter voltage (V CE ) in a condition that the constant gate-emitter voltage (V GE ) is applied.
- FIG. 40 is a top view of a part of a horizontal n-channel IGBT according to the embodiment 10 of the present invention generally denoted at 1400 , in which the same reference symbols as those appearing in FIG. 30 denote the same or corresponding portions.
- FIGS. 41 through 43 are enlarged views of the portion denoted at A in FIG. 40 .
- FIGS. 41 through 43 show the emitter contact region.
- the n-type emitter layer 6 may be disposed discontinuously along the p-type base layer 5 in the IGBT 1400 .
- the n-type emitter layer 6 may be disposed in an endless shape although not shown.
- the n-type emitter layer 6 may have an endless-shape structure in which multiple outwardly-protruding projections (convex areas) are formed in the IGBT 1400 , as shown in FIG. 42 .
- Yet another alternative is to use a structure without any p-type emitter layer 7 in the structure which is shown in FIG. 42 , as shown in FIG. 43 .
- the p-type emitter layers 17 of the IGBT 1400 can be formed regardless of the shape of the n-type emitter layer 6 or whether there is the p-type emitter layers 7 , thereby improving the latch-up tolerance of a parasitic thyristor at the time of turning off or during the steady ON-state of the IGBT 1400 ,
- FIG. 44 is a top view of other horizontal n-channel IGBT according to the embodiment 10 of the present invention generally denoted at 1500 , in which the same reference symbols as those appearing in FIG. 30 denote the same or corresponding portions.
- FIGS. 45 through 47 are enlarged views of the portion denoted at B in FIG. 44 .
- FIGS. 44 through 47 show the emitter contact region.
- the n-type emitter layer 6 may be disposed discontinuously along the p-type base layer 5 in the IGBT 1500 .
- the n-type emitter layer 6 may be disposed in an endless shape although not shown.
- the n-type emitter layer 6 may have an endless-shape structure in which multiple outwardly-protruding projections (convex areas) are formed in the IGBT 1400 , as shown in FIG. 46 .
- Yet another alternative is to use a structure without any p-type emitter layer 7 in the structure which is shown in FIG. 46 , as shown in FIG. 47 .
- the p-type emitter layers 7 and 17 are relatively wider than the n-type emitter layer 6 . This reduces the contact resistance between the p-type emitter layers 7 and 17 and emitter wires, and ensures a smooth flow of holes to the contact region, where the p-type emitter (p + ) layers and the emitter wires (emitter electrode) contact, without becoming stagnant immediately below the n-type emitter layer as shown in FIG. 48 (the cross sectional view of FIG. 46 taken along the direction H-H). An indirect reason behind this is the reduced base resistance at the p-type base region right under the n-type emitter layer.
- the latch-up tolerance of a parasitic thyristor improves in the IGBT.
- the embodiments 1 through 10 are directed to horizontal n-channel IGBTs, the present invention is applicable also to a horizontal p-channel IGBT in which case the p-type and the n-type appearing in the description above should be replaced with each other.
- the present invention is further applicable to a horizontal MOSFET, a horizontal device using other MOS gate structure or the like.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Thin Film Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Element Separation (AREA)
- Bipolar Transistors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
A horizontal semiconductor device having multiple unit semiconductor elements, each of said unit semiconductor element formed by an IGBT including: a semiconductor substrate of a first conductivity type; a semiconductor region of a second conductivity type formed on the semiconductor substrate; a collector layer of the first conductivity type formed within the semiconductor region; a ring-shaped base layer of the first conductivity type formed within the semiconductor region such that the base layer is off said collector layer but surrounds said collector layer; and a ring-shaped first emitter layer of the second conductivity type formed in said base layer, wherein movement of carriers between the first emitter layer and the collector layer is controlled in a channel region formed in the base layer, and the unit semiconductor elements are disposed adjacent to each other.
Description
- This application is a divisional of and claims the benefit of priority under 35 U.S.C. §120 from U.S. Ser. No. 12/891,842, filed Sep. 28, 2010. U.S. application Ser. No. 12/891,842 is a divisional of Ser. No. 11/554,659, filed Oct. 31, 2006, now U.S. Pat. No. 7,829,955, issued Nov. 9, 2010, and claims the benefit of priority under 35 U.S.C. §119 from Japanese Patent Application No. 2005-367544, filed on Dec. 21, 2005 and No. 2006-98740, filed on Mar. 31, 2006. The contents of all of those documents are incorporated herein by reference in their entirety.
- 1. Field of the Invention
- The present invention relates to a semiconductor device, and more particularly, to a high-voltage power semiconductor device.
- 2. Description of the Related Art
-
FIG. 49 is a top view of a conventional horizontal n-channel IGBT (Insulated Gate Bipolar Transistor) generally denoted at 700.FIG. 50 is a cross sectional view ofFIG. 49 taken along the direction X-X. - As shown in
FIG. 50 , the IGBT 700 includes a p-type substrate 1. The p-type substrate 1 seats an n− layer 2 in which an n-type buffer layer 3 is formed. There is a p-type collector layer 4 in the n-type buffer layer 3. - A p-
type base layer 5 is formed in the n− layer 2, over a predetermined distance from the p-type collector layer 4. In the p-type base layer 5, an n-type emitter layer (n+) 6 is formed so that it is on the inner side relative to a peripheral portion of the p-type base layer 5 and shallower than the p-type base layer 5. A p-type emitter layer (p+) 7 as well is formed in the p-type base layer 5. - A
field oxide film 8 is formed on the surface of the n− layer 2 which is located between the n-type buffer layer 3 and the p-type base layer 5. On achannel region 15 formed in the p-type base layer 5 and located between theemitter layer 6 and the n− layer 2, agate wire 10 is disposed via agate oxide film 9. Further, there is aprotection film 11 which is disposed covering thefield oxide film 8 and the like. - A
gate electrode 12 is disposed such that it is electrically connected with thegate wire 10. Anemitter electrode 13 is further disposed such that it is electrically connected with both the n-type emitter layer 6 and the p-type emitter layer 7. In addition, acollector electrode 14 is disposed such that it is electrically connected with the p-type collector layer 4. Theemitter electrode 13, thecollector electrode 14 and thegate electrode 12 are electrically isolated from each other. - As shown in
FIG. 49 , the p-type collector layer 4 is located at the center of the IGBT 700 in which structure the n-type buffer layer 3, the n− layer 2, the p-type base layer 5, the n-type emitter layer 6 and the p-type emitter layer 7 surround the p-type collector layer 4 in this order, and this structure has an endless shape which is defined by connecting two semi-circular sections by straight sections. For easy understanding,FIG. 49 omits thefield oxide film 8, thegate oxide film 9, thegate wire 10, thegate electrode 12, theprotection film 11, theemitter electrode 13 and the collector electrode 14 (JPB 3647802). -
FIG. 51 shows a collector-emitter current (ICE) characteristic which the IGBT 1000 exhibits upon application of a collector-emitter voltage (VCE) in a condition that a constant gate-emitter voltage (VGE) is applied upon theIGBT 700. The collector-emitter voltage (VCE) is measured along the horizontal axis, whereas the vertical axis denotes the collector-emitter current (ICE). A room temperature is a temperature for measurement. - From
FIG. 51 , one can see that as VCE gradually rises, ICE becomes approximately 0.2 A when VCE reaches 6V or becomes close to 6V and beyond this, ICE tends to get saturated. This causes a problem that however high VCE becomes, ICE will not become sufficiently large. - There is another problem that as the gradient expressing ICE remains moderate while VCE grows from 0V to 6V and the ON-resistance (VCE/ICE) is therefore high.
-
FIG. 52 shows the turn-off waveform of the IGBT 700. The turn-off time is measured along the horizontal axis and the collector-emitter voltage (VCE) or the collector-emitter current (ICE) is measured along the vertical axis. InFIG. 52 , the symbol (Av) denotes changes of the VCE value and the symbol (AI) denotes changes of the ICE value. - As one can tell from
FIG. 52 , the fall time (i.e., the time needed for ICE to come down to 10% from 90% which is the maximum value) has a large value exceeding 1 μs. The junction-isolated (JI)horizontal IGBT 700 in which the IGBT is formed in the n− layer 2 on the p-type substrate 1 thus has problem that its switching speed is slow and it has a large switching loss. - The
horizontal IGBT 700 has a further problem that a short-circuit in an inverter circuit or the like latches up a parasitic thyristor which is formed by the p-type collector layer 4/the n-type buffer layer 3/the n− layer 2/the p-type base layer 5/the n-type emitter layer 6 and increases the current density of theIGBT 700 so that the IGBT may get destroyed easily. - The present invention has been made to solve these problems, and accordingly, an object of the present invention is to provide a semiconductor device which exhibits an improved collector-emitter current characteristic, shortens the fall time and increases the latch-up tolerance of a parasitic thyristor.
- The present invention is directed to a horizontal semiconductor device having multiple unit semiconductor elements, each of said unit semiconductor element formed by an IGBT including:
-
- a semiconductor substrate of a first conductivity type;
- a semiconductor region of a second conductivity type formed on the semiconductor substrate;
- a collector layer of the first conductivity type formed within the semiconductor region;
- a ring-shaped base layer of the first conductivity type formed within the semiconductor region such that the base layer is off said collector layer but surrounds said collector layer; and
- a ring-shaped first emitter layer of the second conductivity type formed in said base layer, wherein movement of carriers between the first emitter layer and the collector layer is controlled in a channel region formed in the base layer, wherein
- the unit semiconductor elements are disposed adjacent to each other.
- According to the present invention, it is possible to obtain a semiconductor device which exhibits an excellent collector-emitter current characteristic and has a short fall time and in which the latch-up tolerance of a parasitic thyristor is high.
-
FIG. 1 is a top view of an IGBT according to anembodiment 1 of the present invention; -
FIG. 2 is a cross sectional view of the IGBT according to theembodiment 1 of the present invention; -
FIG. 3 is a top view of another IGBT according to theembodiment 1 of the present invention; -
FIG. 4 shows a relationship between the number of unit IGBTs included in the IGBT according to theembodiment 1 of the present invention and the total channel width; -
FIG. 5 shows a channel region of a conventional IGBT over the IGBT according to the embodiment of the present invention; -
FIG. 6 is a graph which compares the surface area size of the IGBT according to theembodiment 1 of the present invention with that of a conventional IGBT; -
FIG. 7 is a graph which compares the surface area size of the IGBT according to theembodiment 1 of the present invention with that of a conventional IGBT; -
FIG. 8 shows a relationship between a collector-emitter voltage (VCE) and a collector-emitter current (ICE) in the IGBT according to the embodiment of the present invention; -
FIG. 9 is a top view of an IGBT according to anembodiment 2 of the present invention; -
FIG. 10 is a cross sectional view of the IGBT according to theembodiment 2 of the present invention; -
FIG. 11 is a top view of another IGBT according to theembodiment 2 of the present invention; -
FIG. 12 shows the turn-off waveform of the IGBT according to theembodiment 2 of the present invention; -
FIG. 13 shows an electric potential distribution, a current distribution, and the boundary line of a depletion region as they are at the time of switching turn-off of a resistance load within the IGBT according to theembodiment 1 of the present invention; -
FIG. 14 shows a hole distribution as it is at the time of switching turn-off of a resistance load within the IGBT according to theembodiment 1 of the present invention; -
FIG. 15 shows a hole distribution and an electron distribution as they are at the time of switching turn-off of a resistance load, and a concentration as it is in equilibrium within the IGBT according to theembodiment 1 of the present invention; -
FIG. 16 shows an electric potential distribution, a current distribution, and the boundary line of a depletion region within the IGBT as they are at the time of switching turn-off of a resistance load according to theembodiment 2 of the present invention; -
FIG. 17 shows a hole distribution as it is at the time of switching turn-off of a resistance load within the IGBT according to theembodiment 2 of the present invention; -
FIG. 18 shows a hole distribution and an electron distribution as they are at the time of switching turn-off of a resistance load, and a concentration as it is in equilibrium within the IGBT according to theembodiment 2 of the present invention; -
FIG. 19 is a cross sectional view of an IGBT according to aembodiment 3 of the present invention; -
FIG. 20 is a cross sectional view of other IGBT according to theembodiment 3 of the present invention; -
FIG. 21 shows an electric field distribution, a current distribution, and the boundary line of a depletion region within the IGBT as they are at the time of switching turn-off of a resistance load according to theembodiment 2 of the present invention; -
FIG. 22 shows an electric field distribution, a current distribution, and the boundary line of a depletion region within the IGBT as they are at the time of switching turn-off of a resistance load according to theembodiment 3 of the present invention; -
FIG. 23 is a top view of a part of an IGBT according to anembodiment 4 of the present invention; -
FIG. 24 is a cross sectional view of the IGBT according to theembodiment 4 of the present invention; -
FIG. 25 is a cross sectional view of the IGBT according to theembodiment 4 of the present invention; -
FIG. 26 is a top view of a part of the IGBT according to theembodiment 4 of the present invention; -
FIG. 27A ,FIG. 27B ,FIG. 27C , andFIG. 27D are top views which show different arrangements of a p-type emitter layer in the IGBT according to theembodiment 4 of the present invention; -
FIG. 28 is a top view of a part of an IGBT according to anembodiment 5 of the present invention; -
FIG. 29 is a cross sectional view of the IGBT according to theembodiment 5 of the present invention; -
FIG. 30 is a top view of an IGBT according to anembodiment 6 of the present invention; -
FIG. 31 is a top view of another IGBT according to theembodiment 6 of the present invention; -
FIG. 32 is a cross sectional view of the IGBT according to theembodiment 6 of the present invention; -
FIG. 33 is a cross sectional view of an IGBT according to aembodiment 7 of the present invention; -
FIG. 34 is a cross sectional view of another IGBT according to theembodiment 7 of the present invention; -
FIG. 35 is a top view of a part of an IGBT according to anembodiment 8 of the present invention; -
FIG. 36 is a cross sectional view of the IGBT according to theembodiment 8 of the present invention; -
FIG. 37 is a cross sectional view of the IGBT according to theembodiment 8 of the present invention; -
FIG. 38 is a top view which shows the arrangement of a p-type emitter layer in an IGBT according to anembodiment 9 of the present invention; -
FIG. 39 is a cross sectional view of the IGBT according to theembodiment 9 of the present invention; -
FIG. 40 is a top view of an IGBT according to anembodiment 10 of the present invention; -
FIG. 41 is an enlarged view of the IGBT according to theembodiment 10 of the present invention; -
FIG. 42 is an enlarged view of the IGBT according to theembodiment 10 of the present invention; -
FIG. 43 is an enlarged view of the IGBT according to theembodiment 10 of the present invention; -
FIG. 44 is a top view of other IGBT according to theembodiment 10 of the present invention; -
FIG. 45 is an enlarged view of another IGBT according to theembodiment 10 of the present invention; -
FIG. 46 is an enlarged view of another IGBT according to theembodiment 10 of the present invention; -
FIG. 47 is an enlarged view of another IGBT according to theembodiment 10 of the present invention; -
FIG. 48 is a cross sectional view of the IGBT according to theembodiment 10 of the present invention; -
FIG. 49 is a top view of a conventional IGBT; -
FIG. 50 is a cross sectional view of the conventional IGBT; -
FIG. 51 shows a relationship between a collector-emitter voltage (VCE) and a collector-emitter current (ICE) in the conventional IGBT; and -
FIG. 52 shows the turn-off waveform of the conventional IGBT. -
FIG. 1 is a top view of a horizontal n-channel IGBT (Insulated Gate Bipolar Transistor) according to theembodiment 1 of the present invention generally denoted at 100.FIG. 2 is a cross sectional view ofFIG. 1 taken along the direction A-A. - As shown in
FIG. 2 , theIGBT 100 includes a p-type substrate 1 of silicon or the like. The p-type substrate 1 seats an n− layer 2 in which an n-type buffer layer 3 is selectively formed. There is a p-type collector layer 4 selectively formed in the n-type buffer layer 3. - The
buffer layer 3 may be omitted (This similarly applies also to the embodiments described below.). - In the n− layer 2, the p-
type base layer 5 is selectively formed in over a predetermined distance from the p-type collector layer 4. In the p-type base layer 5, the n-type emitter layers (n+) 6 are selectively formed so that they are located on the inner side relative to a peripheral portion of the p-type base layer 5 and shallower than the p-type base layer 5. A p-type emitter layer (p+) 7 as well is formed in the p-type base layer 5. - A
field oxide film 8 which may be a silicon oxide film for instance is formed on the surface of the n− layer 2 which is located between the n-type buffer layer 3 and the p-type base layer 5. On achannel region 15 formed in the p-type base layer 5 and located between theemitter layer 6 and the n− layer 2, agate wire 10 is disposed via agate oxide film 9 which may be a silicon oxide film for example. Thegate wire 10 is made of aluminum for example. Further, aprotection film 11 which may be a silicon nitride film for instance is disposed covering thefield oxide film 8, etc. - A
gate electrode 12 is disposed such that it is electrically connected with thegate wire 10. Thegate electrode 12 is made of aluminum for example. - An
emitter electrode 13 is further disposed such that it is electrically connected with both the n-type emitter layers 6 and the p-type emitter layer 7. In addition, acollector electrode 14 is disposed such that it is electrically connected with the p-type collector layer 4. Theemitter electrode 13 and thecollector electrode 14 are made of aluminum for instance. Theemitter electrode 13, thecollector electrode 14 and thegate electrode 12 are electrically isolated from each other. - Further, as shown in
FIG. 1 , theIGBT 100 according to theembodiment 1 has a structure that ring-like multiple unit IGBTs, in each one of which the p-type collector layer 4 is located at the center and surrounded by the n-type buffer layer 3, the n− layer 2, the p-type base layer 5, the n-type emitter layer 6 and the p-type emitter layer 7 in this order, are arranged adjacent to each other and disposed side by side. Although the foregoing has described that the unit IGBTs have circular shapes, the unit IGBTs may have oval shapes which are close to circles or polygonal shapes which are close to circles. -
FIG. 3 is a top view of another IGBT according to theembodiment 1 of the present invention generally denoted at 150. This is the same structure as that of theIGBT 100 except for that the p-type emitter layers 7 of circle-like adjacent unit IGBTs partially overlap each other. -
FIG. 4 shows a relationship between the number of unit IGBTs and the total channel width, each in an instance that an IGBT is formed by a singleconventional IGBT 700 which is long and thin and has an endless shape and an instance that an IGBT is like theIGBT 150 according to theembodiment 1 which is formed by plural circular unit IGBTs. InFIG. 4 , the horizontal axis denotes the number of unit IGBTs and the vertical axis denotes the total channel width. - Where multiple circular unit IGBTs are disposed side by side, the total channel width is longer as compared with where only one thing and long IGBT is used: The total channel width in an instance that ten unit IGBTs are disposed side by side is approximately double the channel width of one IGBT.
-
FIG. 5 shows a channel region of theconventional IGBT 700 over theIGBT 150 which is formed by three unit IGBTs. It is seen that use of theIGBT 150 according to theembodiment 1 increases the channel width. -
FIG. 6 is a graph which compares the surface area sizes (occupation area sizes) of theIGBT 150 according to theembodiment 1 and the conventional IGBT which are compared against each other inFIG. 5 . The horizontal axis denotes the number of unit IGBTs, while the vertical axis denotes the surface area size of the IGBT. It is seen that more unit IGBTs in the structure, the smaller the surface area size is, as compared with theIGBT 700 which has the conventional structure. - As shown in
FIG. 7 , for instance, in the event that theIGBT 150 is formed by three unit IGBTs, the surface area size indicated by the shaded area can be reduced as compared with theIGBT 700 which has the conventional structure. - In the event that a horizontal IGBT is to be formed in an area of a limited space, use of the
IGBT embodiment 1 reduces the surface area size (occupation area size) and extends the total channel width as compared with theIGBT 700 which has the conventional structure. -
FIG. 8 shows a collector-emitter current (ICE) characteristic which theIGBT 1500 according to theembodiment 1 exhibits upon application of a collector-emitter voltage (VCE) in a condition that a constant gate-emitter voltage (VGE) is applied upon theIGBT 150. The collector-emitter voltage (VCE) is measured along the horizontal axis, whereas the vertical axis denotes the collector-emitter current (ICE). A room temperature is a temperature for measurement. - From
FIG. 8 , one can see that as VCE gradually rises, ICE becomes approximately 0.4 A when VCE reaches 6V or becomes close to 6V and around beyond this, ICE tends to get saturated, and ICE on that occasion has a large value which is about double that of the conventional IGBT (seeFIG. 51 ). It is also seen that the gradient is greater than in the conventional IGBT while VCE grows from 0V to 6V and that the ON-resistance (VCE/ICE) is low. - The improved ICE characteristic is attributable to the longer total channel width than that of the
IGBT 700 which has the conventional structure. - While
FIGS. 4 through 8 refer to theIGBT 150, an approximately similar result is obtained on theIGBT 100 as well. -
FIG. 9 is a top view of a horizontal n-channel IGBT according to theembodiment 2 of the present invention generally denoted at 200.FIG. 10 is a cross sectional view ofFIG. 9 taken along the direction B-B. InFIGS. 9 and 10 , the same reference symbols as those appearing inFIGS. 1 and 2 denote the same or corresponding portions. - As shown in
FIG. 10 , theIGBT 200 has an SOI structure in which a buriedoxide film 20 which may be a silicon oxide film for example is formed between the p-type substrate 1 and the n− layer 2. The structure is otherwise the same as that of theIGBT 100. The structure of theIGBT 200 shown in the top view inFIG. 9 is the same as the structure of theIGBT 100 shown inFIG. 2 . In this structure, the conductivity type of thesubstrate 1 can be chosen irrespectively of the conductivity type of the n− layer 2. -
FIG. 11 is a top view of another IGBT according to theembodiment 2 of the present invention generally denoted at 250. This is the same structure as that of theIGBT 200 except for that the p-type emitter layers 7 of circle-like adjacent unit IGBTs partially overlap each other. - The
IGBTs embodiment 1 may be called “the junction-isolated type” while theIGBTs embodiment 2 may be called “dielectric-isolated type”. -
FIG. 12 shows the turn-off waveform of theIGBT 200. The turn-off time is measured along the horizontal axis and the collector-emitter voltage (VCE) or the collector-emitter current (ICE) is measured along the vertical axis. InFIG. 12 , the symbols (1 V) and (1 C) denote changes of the VCE value and the ICE value in theIGBT 100 according to theembodiment 1, and the symbols (2 V) and (2 C) denote changes of the VCE value and the ICE value in theIGBT 200 according to theembodiment 2. - Although the fall time (tf: the time needed for ICE to come down to 10% from 90% which is the maximum value) has a large value exceeding 1 μs in the
IGBT 700 which has the conventional structure shown inFIG. 50 , the fall time is approximately 0.5 μs in the IGBT (See (2C).) according to theembodiment 2. The IGBT according to theembodiment 2 thus has a faster switching speed and a smaller switching loss than the conventional IGBT (FIG. 52 ). In the turn-off waveform as it is upon switching of a resistance load, as VCE rises, ICE decreases at about the same absolute value of falling rate as that of the rising rate of VCE. -
FIG. 13 shows a current distribution (solid lines) and a voltage distribution (dashed lines) and the boundary line of a depletion region (dotted-and-dashed line) as they are at the time of switching turn-off of a resistance load (10.6 μs) within the junction-isolatedhorizontal IGBT 100 according to theembodiment 1 described above, which drawing corresponds to the cross sectional view inFIG. 1 . - In the case of the junction-isolated
horizontal IGBT 100, a depletion layer expanding from the emitter side spreads not only to the collector side but even to the p-type substrate, and therefore, the electric potential distribution and the current distribution as well spread to the p-type substrate. This suppresses depletion toward the collector side and makes the VCE increase relatively moderate. As a result, the corresponding ICE decrease as well is relatively moderate. -
FIG. 14 shows a hole distribution (solid lines) as it is at the time of switching turn-off of a resistance load (10.6 μs) within the junction-isolatedhorizontal IGBT 100 according to theembodiment 1 described above, which drawing corresponds to the cross sectional view inFIG. 1 . - In the junction-isolated
horizontal IGBT 100, as shown inFIG. 13 , depletion toward the collector side from the emitter side is suppressed, there are numerous holes distributed inside n− layer and the p-type substrate. When there are numerous holes distributed inside n− layer, the p-type substrate and the like, it takes time until the holes disappear and the fall time (tf) becomes relatively long. -
FIG. 15 shows (a) a hole distribution and (b) an electron distribution at the time of switching turn-off of a resistance load (10.6 μs) and (c) a concentration as it is in equilibrium within the junction-isolatedhorizontal IGBT 100 according to theembodiment 1 described above, which drawing shows the distributions from the collector side to the emitter side at a constant depth inside n− layer. - As shown in
FIG. 13 , since depletion toward the collector side from the emitter side is suppressed in the junction-isolatedhorizontal IGBT 100, the n− layer excessively contains holes and electrons beyond their concentrations in equilibrium. Since there are numerous and excessive holes and electrons within the n− layer, it takes a long time before the excessive holes and electrons disappear from the n− layer. Due to this, the fall time (tf) is only slightly faster than in theIGBT 700 which has the conventional structure. - Meanwhile,
FIG. 16 shows an electric potential distribution (solid lines), (b) a current distribution (dashed lines) and the boundary line of a depletion region (dotted-and-dashed line) at the time of switching turn-off of a resistance load (10.6 μs) within the dielectric-isolatedhorizontal IGBT 200 according to theembodiment 2, which drawing corresponds to the cross sectional view inFIG. 10 . - In the dielectric-isolated
horizontal IGBT 200, due to the buried oxide film present between the n− layer and the p-type substrate, a depletion layer spreading from the emitter side will not expand to the p-type substrate but instead grows toward the collector side within the n− layer. The p-type substrate therefore does not have a current distribution or an electric potential distribution. This encourages depletion toward the collector side, which increases VCE. In consequence, the corresponding ICE as well increases, which quickens the fall time (tf). -
FIG. 17 shows a hole distribution (denoted at the solid lines) as it is at the time of switching turn-off of a resistance load (10.6 μs) within the dielectric-isolatedhorizontal IGBT 200 according to theembodiment 2, which drawing corresponds to the cross sectional view inFIG. 10 . - In the dielectric-isolated
horizontal IGBT 200, as shown inFIG. 16 , depletion toward the collector side from the emitter side is facilitated, and hence, there are a few holes distributed within the n− layer. Due to this, it takes only a short time before the holes distributed within the n− layer disappear and the fall time (tf) becomes short. -
FIG. 18 shows (a) a hole distribution and (b) an electron distribution at the time of switching turn-off of a resistance load (10.6 μs) and (c) a concentration as it is in equilibrium within the dielectric-isolatedhorizontal IGBT 200, which drawing shows the distributions from the collector side to the emitter side at a constant depth inside n− layer. - In the dielectric-isolated
horizontal IGBT 200, as described above, since depletion toward the collector side from the emitter side is facilitated, an area free from the spreading depletion layer is narrow in the n− layer. Hence, with in the n− layer, there are only a few holes and electrons beyond their concentrations in equilibrium (excessive holes and excessive electrons). When there are only a few excessive holes and electrons in the n− layer, it takes only a short time before the excessive holes and electrons disappear, which quickens the fall time (tf). - The
IGBT 200 according to theembodiment 2 thus shortens the fall time (tf), in addition to the improved emitter current (ISE) characteristic which is realized by theIGBT 100 according to theembodiment 1. - While
FIGS. 16 through 18 refer to theIGBT 200, an approximately similar effect is attained by theIGBT 250 as well. - The structure of disposing the
insulation film 20 between the p-type substrate 1 and the n− layer is applicable also to conventional IGBTs. -
FIG. 19 is a cross sectional view of a horizontal n-channel IGBT according to theembodiment 3 of the present invention generally denoted at 300, which is illustration viewed from the same direction as the A-A direction inFIG. 1 . InFIG. 19 , the same reference symbols as those appearing inFIG. 2 denote the same or corresponding portions. - The
IGBT 300 shown inFIG. 19 includes, on the emitter side, a p− layer 30 which is formed narrower and deeper than the p-type base layer 5 but not deep enough to reach the p-type substrate 1 in such a manner that it contacts the bottom surface of the p-type base layer 5. The structure is otherwise the same as that of theIGBT 100 which is shown inFIG. 2 . -
FIG. 20 is a cross sectional view of other horizontal n-channel IGBT according to theembodiment 3 of the present invention generally denoted at 350, which is illustration viewed from the same direction as the B-B direction inFIG. 9 . InFIG. 20 , the same reference symbols as those appearing inFIG. 10 denote the same or corresponding portions. - The
IGBT 350 shown inFIG. 20 includes, on the emitter side, a p− layer 30 whose width (the length along the right-to-left direction inFIG. 20 ) is narrower and which is deeper than the p-type base layer 5 but not deep enough to reach the buriedinsulation film 20 in such a manner that it contacts the bottom surface of the p-type base layer 5. The structure is otherwise the same as that of theIGBT 200 which is shown inFIG. 10 . -
FIG. 21 shows a current distribution (solid lines), an electric field distribution (dashed lines) and the boundary line of a depletion region (dotted-and-dashed line) as they are at the time of switching turn-off of a resistance load (10.6 μs) within the dielectric-isolatedhorizontal IGBT 200 according to theembodiment 2, which drawing corresponds to the cross sectional view inFIG. 10 . - Meanwhile,
FIG. 22 shows a current distribution (solid lines) and an electric field distribution (dashed lines) as they are at the time of switching turn-off of a resistance load (10.6 μs) and the boundary line of a depletion region (dotted-and-dashed line) within the dielectric-isolatedhorizontal IGBT 350 according to theembodiment 3, which drawing corresponds to the cross sectional view inFIG. 20 . - One can tell from
FIG. 21 that in the dielectric-isolated structure including the buried insulation film, the current flows through the n− layer which is right above the buried oxide film. - Noting this, the p− layer may be disposed in a lower section of the p-type base layer, to thereby permit the hole current arriving at the n− layer on the emitter side easily flow into a section developing a high electric field at the bottom of the p− layer.
-
FIG. 22 of theIGBT 350 shows that the hole current flowing immediately below the n-type emitter layer is less than in the IGBT 250 (FIG. 21 ). In consequence, a parasitic thyristor will not easily operate in theIGBT 350 unlike in theIGBT 250, which improves the latch-up tolerance. - Further, the width of the p− layer is narrower than the p-type base layer in the
IGBT 350. Due to this, the hole current arriving at the n− layer on the emitter side flows approximately upward within the p− layer to the emitter electrode, which shortens the fall time (tf) than in theIGBT 250 which does not include the p− layer. - As described above, in the
IGBTs IGBT 350 including the buried insulation film in particular. - The structure that the p− layer is formed in the lower section of the p-type base layer may be applied to a conventional IGBT to achieve a similar effect.
-
FIG. 23 is a top view of a part of a horizontal n-channel IGBT according to theembodiment 4 of the present invention generally denoted at 400, showing the n-type emitter (n+)layer 6 formed within the p-type base layer 5 (a connection region with an emitter electrode (emitter contact region)). - As shown in
FIG. 23 , the n-type emitter layer 6 includes multiple outwardly protruding projections (convex areas) 16 in theIGBT 400. As shown inFIG. 23 , the relationship W1>W2 holds between the width of the projections 16 (W2) and the gap between the neighboring projections 16 (W1). The structure is otherwise the same as that of theIGBT 100 described earlier. -
FIG. 24 is a cross sectional view ofFIG. 23 taken along the direction C-C, andFIG. 25 is a cross sectional view ofFIG. 23 taken along the direction D-D.FIGS. 24 and 25 also show the flows of holes as they are upon turning off of the IGBT and during the steady ON-state. - The width of the n-type emitter layer in the cross sectional view in
FIG. 24 is approximately equal to the width of the n-type emitter layer of theIGBT 100 shown inFIG. 1 . Meanwhile, the width of the n-type emitter layer in the cross sectional view inFIG. 25 is narrower than the width of the n-type emitter layer 6 of theIGBT 100 shown inFIG. 1 . - In
FIG. 25 , since the width of the n-type emitter (n+) is narrow, the width of the p-type base layer right under the n-type emitter layer of a parasitic npn bipolar transistor formed by the n− layer/the p-type base layer/the n-type emitter layer is narrow, and the base resistance of the p-type base region is low. This suppresses an operation of the parasitic npn bipolar transistor and prevents latching-up of a parasitic thyristor formed by the p-type collector layer/the n-type buffer layer/the n− layer/the p-type base layer/the n-type emitter layer. - Thus, at the time of turning off or during the steady ON-state of the
IGBT 400 according to theembodiment 4, the latch-up tolerance of a parasitic thyristor improves in the IGBT. - Further, in the
IGBT 400, theprojections 16 are portions of the n-type emitter layer 6 and the both are connected electrically with each other, and hence, use of this structure will not reduce the channel width than in theIGBT 100. For this reason, the collector-emitter current (ICE) characteristic upon application of the collector-emitter voltage (VCE) in a condition that the constant gate-emitter voltage (VGE) is applied is excellent as in theIGBT 100. - In addition, the n-type emitter layer has the projections and their sizes satisfy the relationship W1>W2 (
FIG. 23 ) in theIGBT 400. In short, with a gate electrode leading wire disposed between two projections as shown inFIG. 26 makes it unnecessary to sever the n-type emitter layer which intersects gate electrode leading wires as in the conventional structure. This permits disposing gate electrode leading wires without reducing the channel width. - Hence, the collector-emitter current (ICE) characteristic upon application of the collector-emitter voltage (VCE) in a condition that the constant gate-emitter voltage (VGE) is applied is excellent
- The n-type emitter layer having such a structure is applicable also to a conventional IGBT.
-
FIG. 27 is a top view which shows the arrangement of the p-type emitter layer (denoted at the symbol “p+” inFIGS. 24 and 25 ) vis-à-vis the n-type emitter layer in the horizontal n-channel IGBT shown inFIG. 23 . - As shown in
FIG. 27A , the p-type emitter layer may be shaped like a stripe which surrounds the n-type emitter layer. - Alternatively, as shown in
FIGS. 27A and 27B , the p-type emitter layer may be shaped like a ring which is along the n-type emitter layer. Shown inFIG. 27 is the shape in which there is a predetermined gap between the p-type emitter layer and the n-type emitter layer, while shown inFIG. 27C is the shape in which the p-type emitter layer and the n-type emitter layer contact each other. - Further, alternatively, as shown in
FIG. 27D , the p-type emitter layer may be discontinuous along the n-type emitter layer. - Such a configuration of the p-type emitter layer is applicable also to the p-type emitter layers of the other embodiments.
-
FIG. 28 is a top view of a part of a horizontal n-channel IGBT according to theembodiment 5 of the present invention generally denoted at 500, showing a connection region (emitter contact region) between the n-type emitter layer and the emitter electrode.FIG. 29 is a cross sectional view of theIGBT 500 shown inFIG. 28 taken along the direction E-E. - As shown in
FIG. 28 , in theIGBT 500 according to theembodiment 5, the projections of the n-type emitter layer have T-shaped tips in addition to what the IGBT 400 (FIG. 25 ) includes, which increases the size of the area where the n-type emitter layer and emitter electrode wires contact each other. The structure is otherwise the same as theIGBT 400. - The n-type emitter layer newly disposed in the
IGBT 500 is formed to have a narrow width (the length along the horizontal direction inFIG. 29 ) as shown inFIG. 29 . This lowers the base resistance in the p-type base region right under the n-type emitter layer in a parasitic npn bipolar transistor formed by the n− layer/the p-type base layer/the n-type emitter layer. This suppresses an operation of the parasitic npn bipolar transistor and prevents latching-up of a parasitic thyristor formed by the p-type collector layer/the n-type buffer layer/the n− layer/the p-type base layer/the n-type emitter layer. In consequence, at the time of turning off or during the steady ON-state of the horizontal n-channel IGBT 500, the latch-up tolerance of a parasitic thyristor improves in the IGBT. - Further, in the
IGBT 500, since the area where the n-type emitter layer and emitter electrode wires contact each other expands, the contact resistance between the n-type emitter layer and the emitter electrode wires is small. - As described above, in the horizontal n-
channel IGBT 500 according to theembodiment 5, the projections of the n-type emitter layer are T-shaped unlike in the IGBT according to theembodiment 4, which increases the size of the area where the n-type emitter layer and the emitter electrode wires contact each other and reduces the contact resistance between the n-type emitter layer and the emitter electrode wires. The result of this is an improved collector-emitter current (ICE) characteristic upon application of the collector-emitter voltage (VCE) in a condition that the constant gate-emitter voltage (VGE) is applied. - The n-type emitter layer having this structure is applicable also to a conventional IGBT.
-
FIG. 30 is a top view is an IGBT generally denoted at 600 which is a combination of twoIGBTs 150 according to theembodiment 1.FIG. 31 is a top view is an IGBT generally denoted at 650 which is a combination of twoIGBTs 700.FIG. 32 is a cross sectional view of theIGBT 600 ofFIG. 30 taken along the direction F-F. InFIGS. 30 and 31 , the same reference symbols as those used inFIGS. 2 and 3 denote the same or corresponding portions. - As denoted at the shade lines in
FIGS. 30 and 31 , in theIGBTs embodiment 6, there are p-type emitter layers 17 disposed in areas between a common contact line to adjacent two unit IGBTs and two IGBTs and areas enclosed by three adjacent unit IGBTs, which expands the area sizes of the contact between the p-type emitter layers and the emitter electrode wires. - In this structure, the p-type emitter layers 7 and 17 are relatively wider than the n-
type emitter layer 6. This reduces the contact resistance between the p-type emitter layers 7 and 17 and emitter wires, and ensures a smooth flow of holes to the contact region, where the p-type emitter (p+) layers and the emitter wires (emitter electrode) contact, without becoming stagnant immediately below the n-type emitter layer as shown inFIG. 32 . An indirect reason behind this is the reduced base resistance at the p-type base region right under the n-type emitter layer. - This suppresses an operation of a parasitic npn bipolar transistor formed by the n− layer/the p-type base layer/the n-type emitter layer and prevents latching-up of a parasitic thyristor formed by the p-type collector layer/the n-type buffer layer/the n− layer/the p-type base layer/the n-type emitter layer. In consequence, at the time of turning off or during the steady ON-state of the horizontal n-
channel IGBT 600, the latch-up tolerance of a parasitic thyristor improves in the IGBT. -
FIG. 33 is a cross sectional view of a horizontal n-channel IGBT according to theembodiment 7 of the present invention generally denoted at 1100, which is illustration viewed from the same direction as the A-A direction inFIG. 1 . InFIG. 33 , the same reference symbols as those appearing inFIG. 19 denote the same or corresponding portions. - As compared to the
IGBT 300 according to the embodiment 3 (FIG. 19 ), theIGBT 1100 according to the embodiment 7 (FIG. 33 ) has a structure which does not include the p-type emitter layers 7, except for which the structure is the same as that of theIGBT 300. In theIGBT 1100, there is no p-type emitter, but instead the p-type base layer 5 has a structure which serves also as a p-type emitter. -
FIG. 34 is a cross sectional view of other horizontal n-channel IGBT according to theembodiment 7 of the present invention generally denoted at 1150, which is illustration viewed from the same direction as the A-A direction inFIG. 1 . InFIG. 34 , the same reference symbols as those appearing inFIG. 20 denote the same or corresponding portions. The structure of theIGBT 1150 is the same that of theIGBT 1100 as it is modified to additionally include the buriedinsulation film 20. - As compared to the
IGBT 350 according to the embodiment 3 (FIG. 20 ), theIGBT 1150 according to the embodiment 7 (FIG. 34 ) has the same structure as that of theIGBT 350 except for omission of the p-type emitter layers 7. In theIGBT 1150 as well, there is no p-type emitter, but instead the p-type base layer 5 serves also as a p-type emitter. - In the
IGBTs embodiment 7, the p− layer disposed in a lower section of the p-type base layer prevents latching-up of a parasitic thyristor and shortens the fall time (tf). This effect is remarkable particularly in the case of theIGBT 1150 including the buried insulation film in particular. - The structure is simple as the p-
type base layer 5 serves also as a p-type emitter, which in turn simplifies the manufacturing process. -
FIG. 35 is a top view of a part of a horizontal n-channel IGBT according to theembodiment 8 of the present invention generally denoted at 1200, showing the n-type emitter (n+)layer 6 formed within the p-type base layer 5 (a connection region with an emitter electrode (emitter contact region)). - As in the
IGBT 400 shown inFIG. 23 , the n-type emitter layer 6 includes multiple outwardly protruding projections (convex areas) 16 in theIGBT 1200, and the relationship W1>W2 holds between the width of the projections 16 (W2) and the gap between the neighboring projections 16 (W1). -
FIG. 36 is a cross sectional view ofFIG. 35 taken along the direction C-C, andFIG. 37 is a cross sectional view ofFIG. 35 taken along the direction D-D. - As compared to the
IGBT 400 according to theembodiment 4 described above, theIGBT 1200 according to the embodiment 8 (FIGS. 36 and 37 ) has a structure which does not include the p-type emitter layers, except for which the structure is the same as that of theIGBT 400. In theIGBT 1200, there is no p-type emitter, but instead the p-type base layer 5 has a structure which serves also as a p-type emitter. - Having such a structure, the
IGBT 1200 according to theembodiment 8 achieves an approximately similar effect to that according to theIGBT 400 described above. In addition, the structure is simple as the p-type base layer 5 serves also as a p-type emitter, which in turn simplifies the manufacturing process. - In other words, since the width of the n-type emitter (n+) is narrow in
FIG. 37 , the width of the p-type base layer right under the n-type emitter layer of a parasitic npn bipolar transistor formed by the n− layer/the p-type base layer/the n-type emitter layer is narrow, and the base resistance of the p-type base region is low. This suppresses an operation of the parasitic npn bipolar transistor and prevents latching-up of a parasitic thyristor formed by the p-type collector layer/the n-type buffer layer/the n− layer/the p-type base layer/the n-type emitter layer. - Thus, at the time of turning off or during the steady ON-state of the
IGBT 1200 according to theembodiment 8, the latch-up tolerance of a parasitic thyristor improves in the IGBT. -
FIG. 38 is a top view of a part of a horizontal n-channel IGBT according to theembodiment 9 of the present invention generally denoted at 1300, showing a connection region (emitter contact region) between the n-type emitter layer and the emitter electrode.FIG. 39 is a cross sectional view of theIGBT 1300 shown inFIG. 38 taken along the direction E-E. - As compared to the
IGBT 500 according to the embodiment 5 (FIGS. 28 and 29 ), theIGBT 1300 according to the embodiment 9 (FIGS. 38 and 39 ) has a structure which does not include the p-type emitter layers, except for which the structure is the same as that of theIGBT 500. In theIGBT 1300, there is no p-type emitter, but instead the p-type base layer 5 has a structure which serves also as a p-type emitter. - Having such a structure, the
IGBT 1300 according to theembodiment 9 achieves an approximately similar effect to that according to theIGBT 500 described above. In addition, the structure is simple as the p-type base layer 5 serves also as a p-type emitter, which in turn simplifies the manufacturing process. - In other words, in the
IGBT 1300, since the projections of the n-type emitter layer have T-shaped tips in addition to what theIGBT 400 according to theembodiment 4 includes, which increases the size of the area where the n-type emitter layer and emitter electrode wires contact each other and reduces the contact resistance between the n-type emitter layer and the emitter electrode wires. The result of this is an improved collector-emitter current (ICE) characteristic upon application of the collector-emitter voltage (VCE) in a condition that the constant gate-emitter voltage (VGE) is applied. -
FIG. 40 is a top view of a part of a horizontal n-channel IGBT according to theembodiment 10 of the present invention generally denoted at 1400, in which the same reference symbols as those appearing inFIG. 30 denote the same or corresponding portions.FIGS. 41 through 43 are enlarged views of the portion denoted at A inFIG. 40 . - In the
IGBT 1400 according to theembodiment 10, there are the p-type emitter layers 17 disposed in areas between a common contact line to adjacent two unit IGBTs and two IGBTs, which expands the area of the contact between the p-type emitter layers and the emitter electrode wires (emitter contact region) (FIGS. 41 through 43 show the emitter contact region.). This brings about a similar effect to that promised by theIGBT 650 according to theembodiment 6 described earlier (FIG. 31 ). - In short, it is possible to suppress an operation of a parasitic npn bipolar transistor formed by the n− layer/the p-type base layer/the n-type emitter layer and to prevent latching-up of a parasitic thyristor formed by the p-type collector layer/the n-type buffer layer/the n− layer/the p-type base layer/the n-type emitter layer. In consequence, at the time of turning off or during the steady ON-state of the horizontal n-
channel IGBT 1400, the latch-up tolerance of a parasitic thyristor improves in the IGBT. - As shown in
FIGS. 40 and 41 , the n-type emitter layer 6 may be disposed discontinuously along the p-type base layer 5 in theIGBT 1400. Alternatively, the n-type emitter layer 6 may be disposed in an endless shape although not shown. - Further alternatively, the n-
type emitter layer 6 may have an endless-shape structure in which multiple outwardly-protruding projections (convex areas) are formed in theIGBT 1400, as shown inFIG. 42 . - Yet another alternative is to use a structure without any p-
type emitter layer 7 in the structure which is shown inFIG. 42 , as shown inFIG. 43 . - The p-type emitter layers 17 of the
IGBT 1400 according to this embodiment can be formed regardless of the shape of the n-type emitter layer 6 or whether there is the p-type emitter layers 7, thereby improving the latch-up tolerance of a parasitic thyristor at the time of turning off or during the steady ON-state of theIGBT 1400, -
FIG. 44 is a top view of other horizontal n-channel IGBT according to theembodiment 10 of the present invention generally denoted at 1500, in which the same reference symbols as those appearing inFIG. 30 denote the same or corresponding portions.FIGS. 45 through 47 are enlarged views of the portion denoted at B inFIG. 44 . - In the
IGBT 1500, there are the p-type emitter layers 17 disposed in areas between a common contact line to adjacent two unit IGBTs and two IGBTs and areas enclosed by adjacent three unit IGBTs, which expands the area of the contact between the p-type emitter layers and the emitter electrode wires (emitter contact region) (FIGS. 44 through 47 show the emitter contact region.). This brings about a similar effect to that promised by theIGBT 600 according to theembodiment 6 described earlier (FIG. 30 ). - In short, it is possible to suppress an operation of a parasitic npn bipolar transistor formed by the n− layer/the p-type base layer/the n-type emitter layer and to prevent latching-up of a parasitic thyristor formed by the p-type collector layer/the n-type buffer layer/the n− layer/the p-type base layer/the n-type emitter layer. In consequence, at the time of turning off or during the steady ON-state of the horizontal n-
channel IGBT 1500, the latch-up tolerance of a parasitic thyristor improves in the IGBT. - As shown in
FIGS. 44 and 45 , the n-type emitter layer 6 may be disposed discontinuously along the p-type base layer 5 in theIGBT 1500. Alternatively, the n-type emitter layer 6 may be disposed in an endless shape although not shown. - Further alternatively, the n-
type emitter layer 6 may have an endless-shape structure in which multiple outwardly-protruding projections (convex areas) are formed in theIGBT 1400, as shown inFIG. 46 . - Yet another alternative is to use a structure without any p-
type emitter layer 7 in the structure which is shown inFIG. 46 , as shown inFIG. 47 . - In this structure, the p-type emitter layers 7 and 17 are relatively wider than the n-
type emitter layer 6. This reduces the contact resistance between the p-type emitter layers 7 and 17 and emitter wires, and ensures a smooth flow of holes to the contact region, where the p-type emitter (p+) layers and the emitter wires (emitter electrode) contact, without becoming stagnant immediately below the n-type emitter layer as shown inFIG. 48 (the cross sectional view ofFIG. 46 taken along the direction H-H). An indirect reason behind this is the reduced base resistance at the p-type base region right under the n-type emitter layer. - This suppresses an operation of a parasitic npn bipolar transistor formed by the n− layer/the p-type base layer/the n-type emitter layer and prevents latching-up of a parasitic thyristor formed by the p-type collector layer/the n-type buffer layer/the n− layer/the p-type base layer/the n-type emitter layer. In consequence, at the time of turning off or during the steady ON-state of the horizontal n-
channel IGBT 1500, the latch-up tolerance of a parasitic thyristor improves in the IGBT. - Although the
embodiments 1 through 10 are directed to horizontal n-channel IGBTs, the present invention is applicable also to a horizontal p-channel IGBT in which case the p-type and the n-type appearing in the description above should be replaced with each other. - The present invention is further applicable to a horizontal MOSFET, a horizontal device using other MOS gate structure or the like.
Claims (7)
1. A horizontal semiconductor device, comprising:
a semiconductor substrate of a first conductivity type;
a semiconductor region of a second conductivity type formed on said semiconductor substrate;
a collector layer of the first conductivity type formed within said semiconductor region;
a base layer of the first conductivity type formed within said semiconductor region such that said base layer is off said collector layer; and
a first emitter layer of the second conductivity type formed in said base layer, wherein movement of carriers between said first emitter layer and said collector layer is controlled in a channel region formed in said base layer, wherein
a region of the first conductivity type is disposed in said semiconductor region to contact with the bottom surface of said base layer.
2. A horizontal semiconductor device, comprising:
a semiconductor substrate of a first conductivity type;
a semiconductor region of a second conductivity type formed on said semiconductor substrate;
a collector layer of the first conductivity type formed within said semiconductor region;
a base layer of the first conductivity type formed within said semiconductor region such that said base layer is off said collector layer; and
a first emitter layer of the second conductivity type formed in said base layer, wherein movement of carriers between said first emitter layer and said collector layer is controlled in a channel region formed in said base layer, wherein
said first emitter layer includes an endless main region and convex areas which outwardly protrude from said main region, the gap (W1) between two adjacent convex areas is wider than the width (W2) of said convex area (W1>W2), and is connected with said emitter electrode at these convex areas.
3. A horizontal semiconductor device, comprising:
a semiconductor substrate;
a semiconductor region of a second conductivity type formed on said semiconductor substrate;
a collector layer of the first conductivity type formed within said semiconductor region;
an endless base layer of the first conductivity type formed within said semiconductor region such that said base layer is off said collector layer but surrounds said collector layer; and
an endless first emitter layer of the second conductivity type formed in said base layer, wherein movement of carriers between said first emitter layer and said collector layer is controlled in a channel region formed in said base layer, wherein
an insulation film is disposed between said semiconductor substrate and said semiconductor region, and
said first emitter layer is formed by an endless main region and convex areas which outwardly protrude from said main region, the gap (W1) between two adjacent convex areas is wider than the width (W2) of said convex area (W1>W2), and is connected with said emitter electrode at these convex areas.
4. The semiconductor device according to claim 3 , wherein the end of said convex area comprises a tip area which extends along the direction of the tangent line to said main region, and said tip area is connected with said emitter electrode.
5. The semiconductor device according to claim 1 , wherein a second emitter layer of the first conductivity type is disposed in said base layer so as to surround said first emitter layer.
6. A horizontal semiconductor device having multiple unit semiconductor elements, each of said unit semiconductor element formed by an IGBT comprising:
a semiconductor substrate of a first conductivity type;
a semiconductor region of a second conductivity type formed on said semiconductor substrate;
a collector layer of the first conductivity type formed within said semiconductor region;
a base layer of the first conductivity type formed within said semiconductor region such that said base layer is off said collector layer; and
a first emitter layer of the second conductivity type and a second emitter layer of the first conductivity type formed in said base layer, wherein movement of carriers between said first emitter layer and said collector layer is controlled in a channel region formed in said base layer, wherein
a region of the first conductivity type is disposed within an area surrounded by said second emitter layers included in adjacent two unit semiconductor elements and a common contact line to these two second emitter layers.
7. A horizontal semiconductor device having multiple unit semiconductor elements, each of said unit semiconductor element formed by an IGBT comprising:
a semiconductor substrate;
a semiconductor region of a second conductivity type formed on said semiconductor substrate;
a collector layer of the first conductivity type formed within said semiconductor region;
a base layer of the first conductivity type formed within said semiconductor region such that said base layer is off said collector layer; and
a first emitter layer of the second conductivity type and a second emitter layer of the first conductivity type formed in said base layer, wherein movement of carriers between said first emitter layer and said collector layer is controlled in a channel region formed in said base layer, wherein
an insulation film is disposed between said semiconductor substrate and said semiconductor region, and
a region of the first conductivity type is disposed within an area surrounded by said second emitter layers included in adjacent two unit semiconductor elements and a common contact line to these two second emitter layers.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/789,012 US20130248926A1 (en) | 2005-12-21 | 2013-03-07 | Semiconductor device |
Applications Claiming Priority (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005-367544 | 2005-12-21 | ||
JP2005367544 | 2005-12-21 | ||
JP2006098740A JP2007194575A (en) | 2005-12-21 | 2006-03-31 | Semiconductor device |
JP2006-098740 | 2006-03-31 | ||
US11/554,659 US7829955B2 (en) | 2005-12-21 | 2006-10-31 | Semiconductor device |
US12/891,842 US8421157B2 (en) | 2005-12-21 | 2010-09-28 | Semiconductor device |
US13/789,012 US20130248926A1 (en) | 2005-12-21 | 2013-03-07 | Semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/891,842 Division US8421157B2 (en) | 2005-12-21 | 2010-09-28 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130248926A1 true US20130248926A1 (en) | 2013-09-26 |
Family
ID=38135967
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/554,659 Expired - Fee Related US7829955B2 (en) | 2005-12-21 | 2006-10-31 | Semiconductor device |
US12/891,842 Active 2027-01-17 US8421157B2 (en) | 2005-12-21 | 2010-09-28 | Semiconductor device |
US13/789,012 Abandoned US20130248926A1 (en) | 2005-12-21 | 2013-03-07 | Semiconductor device |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/554,659 Expired - Fee Related US7829955B2 (en) | 2005-12-21 | 2006-10-31 | Semiconductor device |
US12/891,842 Active 2027-01-17 US8421157B2 (en) | 2005-12-21 | 2010-09-28 | Semiconductor device |
Country Status (6)
Country | Link |
---|---|
US (3) | US7829955B2 (en) |
JP (1) | JP2007194575A (en) |
KR (3) | KR100879036B1 (en) |
CN (2) | CN101685819B (en) |
DE (1) | DE102006058228B4 (en) |
TW (2) | TWI344698B (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5124533B2 (en) * | 2009-06-30 | 2013-01-23 | 株式会社日立製作所 | Semiconductor device, plasma display driving semiconductor integrated circuit device using the same, and plasma display device |
JP2011049393A (en) * | 2009-08-27 | 2011-03-10 | Mitsubishi Electric Corp | Semiconductor device and method of manufacturing the same |
KR101715762B1 (en) * | 2010-08-11 | 2017-03-14 | 삼성전자주식회사 | Semiconductor Device |
TWI424564B (en) * | 2011-01-13 | 2014-01-21 | Anpec Electronics Corp | Insulator gate with high operational response speed |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4963951A (en) * | 1985-11-29 | 1990-10-16 | General Electric Company | Lateral insulated gate bipolar transistors with improved latch-up immunity |
US6064086A (en) * | 1995-08-24 | 2000-05-16 | Kabushiki Kaisha Toshiba | Semiconductor device having lateral IGBT |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02312280A (en) | 1989-05-26 | 1990-12-27 | Mitsubishi Electric Corp | Insulated gate bipolar transistor |
JP2877408B2 (en) * | 1990-01-12 | 1999-03-31 | 株式会社東芝 | Conduction modulation type MOSFET |
JPH08227999A (en) * | 1994-12-21 | 1996-09-03 | Mitsubishi Electric Corp | Integrated gate bipolar transistor and its manufacture and semiconductor integrated circuit and its manufacture |
JPH09120995A (en) * | 1995-08-22 | 1997-05-06 | Mitsubishi Electric Corp | Semiconductor device and its manufacture |
JPH11266018A (en) | 1998-03-16 | 1999-09-28 | Toshiba Corp | Semiconductor device |
US5731603A (en) | 1995-08-24 | 1998-03-24 | Kabushiki Kaisha Toshiba | Lateral IGBT |
JP3444061B2 (en) | 1995-11-24 | 2003-09-08 | 富士電機株式会社 | High breakdown voltage lateral insulated gate bipolar transistor |
KR100194668B1 (en) * | 1995-12-05 | 1999-07-01 | 윤종용 | Power insulated gate bipolar transistor |
US5869850A (en) * | 1996-12-13 | 1999-02-09 | Kabushiki Kaishia Toshiba | Lateral insulated gate bipolar transistor |
JP3497716B2 (en) * | 1996-12-13 | 2004-02-16 | 株式会社東芝 | Horizontal insulated gate bipolar transistor |
JPH10242456A (en) * | 1997-02-28 | 1998-09-11 | Toshiba Corp | Horizontal insulating gate bipolar transistor |
JPH10335655A (en) | 1997-06-03 | 1998-12-18 | Nissan Motor Co Ltd | Lateral insulated gate bipolar transistor |
DE19828669C2 (en) | 1998-06-26 | 2003-08-21 | Infineon Technologies Ag | Lateral IGBT in SOI construction and manufacturing process |
JP2000286416A (en) | 1999-03-30 | 2000-10-13 | Mitsubishi Electric Corp | Multi-channel insulated-gate bipolar transistor |
US6191453B1 (en) * | 1999-12-13 | 2001-02-20 | Philips Electronics North America Corporation | Lateral insulated-gate bipolar transistor (LIGBT) device in silicon-on-insulator (SOI) technology |
JP4357127B2 (en) * | 2000-03-03 | 2009-11-04 | 株式会社東芝 | Semiconductor device |
JP3647802B2 (en) * | 2001-01-25 | 2005-05-18 | 株式会社東芝 | Horizontal semiconductor device |
JP2002270844A (en) * | 2001-03-07 | 2002-09-20 | Toshiba Corp | Semiconductor device and manufacturing method of the same |
JP2005093696A (en) * | 2003-09-17 | 2005-04-07 | Matsushita Electric Ind Co Ltd | Lateral mos transistor |
JP2007207862A (en) * | 2006-01-31 | 2007-08-16 | Mitsubishi Electric Corp | Semiconductor device |
-
2006
- 2006-03-31 JP JP2006098740A patent/JP2007194575A/en active Pending
- 2006-10-31 US US11/554,659 patent/US7829955B2/en not_active Expired - Fee Related
- 2006-11-06 TW TW095140971A patent/TWI344698B/en not_active IP Right Cessation
- 2006-11-06 TW TW099104644A patent/TW201029178A/en unknown
- 2006-12-11 DE DE102006058228A patent/DE102006058228B4/en not_active Expired - Fee Related
- 2006-12-13 CN CN2009102049539A patent/CN101685819B/en not_active Expired - Fee Related
- 2006-12-13 KR KR1020060126885A patent/KR100879036B1/en active IP Right Grant
- 2006-12-13 CN CN2010102085824A patent/CN101882618B/en not_active Expired - Fee Related
-
2008
- 2008-01-21 KR KR1020080006133A patent/KR100879037B1/en active IP Right Grant
- 2008-01-21 KR KR1020080006132A patent/KR100898775B1/en active IP Right Grant
-
2010
- 2010-09-28 US US12/891,842 patent/US8421157B2/en active Active
-
2013
- 2013-03-07 US US13/789,012 patent/US20130248926A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4963951A (en) * | 1985-11-29 | 1990-10-16 | General Electric Company | Lateral insulated gate bipolar transistors with improved latch-up immunity |
US6064086A (en) * | 1995-08-24 | 2000-05-16 | Kabushiki Kaisha Toshiba | Semiconductor device having lateral IGBT |
Also Published As
Publication number | Publication date |
---|---|
US8421157B2 (en) | 2013-04-16 |
KR100879036B1 (en) | 2009-01-15 |
TWI344698B (en) | 2011-07-01 |
US20110018028A1 (en) | 2011-01-27 |
CN101882618A (en) | 2010-11-10 |
DE102006058228A1 (en) | 2007-07-05 |
CN101685819B (en) | 2012-02-29 |
KR20080012398A (en) | 2008-02-11 |
CN101685819A (en) | 2010-03-31 |
TW200733381A (en) | 2007-09-01 |
KR100879037B1 (en) | 2009-01-15 |
US7829955B2 (en) | 2010-11-09 |
US20070138569A1 (en) | 2007-06-21 |
JP2007194575A (en) | 2007-08-02 |
CN101882618B (en) | 2012-05-30 |
KR20080012399A (en) | 2008-02-11 |
TW201029178A (en) | 2010-08-01 |
KR100898775B1 (en) | 2009-05-20 |
KR20070067618A (en) | 2007-06-28 |
DE102006058228B4 (en) | 2013-11-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE47198E1 (en) | Power semiconductor device | |
US6914298B1 (en) | Double diffusion MOSFET with N+ and P+ type regions at an equal potential | |
US6262470B1 (en) | Trench-type insulated gate bipolar transistor and method for making the same | |
US6388280B2 (en) | Semiconductor device | |
US5043779A (en) | Metal oxide semiconductor device with well region | |
US20130248926A1 (en) | Semiconductor device | |
US7989878B2 (en) | Cathode cell design | |
JPH06224426A (en) | Semiconductor device | |
JPH07202205A (en) | Semiconductor element that has high surface breakdown voltage | |
US6310385B1 (en) | High band gap layer to isolate wells in high voltage power integrated circuits | |
US7652350B2 (en) | Semiconductor device | |
KR101759241B1 (en) | Power IGBT with dual gate and manufacturing method thereof | |
KR102392277B1 (en) | Power Semiconductor Device | |
JP2005150348A (en) | Semiconductor device | |
JPH07135307A (en) | Semiconductor device | |
EP1209752B1 (en) | Semiconductor device | |
JP2007295543A (en) | Switching circuit | |
JP3488797B2 (en) | Semiconductor device | |
TW202228284A (en) | Semiconductor strcuture | |
JPH08321611A (en) | Semiconductor device | |
JPH06151836A (en) | Semiconductor | |
JP2006287250A (en) | Double diffusion mosfet and semiconductor device using the same | |
JPH04241467A (en) | Semiconductor device | |
JPH04296057A (en) | Mos semiconductor element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |