US20130146884A1 - Semiconductor device and method for manufacturing the same - Google Patents
Semiconductor device and method for manufacturing the same Download PDFInfo
- Publication number
- US20130146884A1 US20130146884A1 US13/764,797 US201313764797A US2013146884A1 US 20130146884 A1 US20130146884 A1 US 20130146884A1 US 201313764797 A US201313764797 A US 201313764797A US 2013146884 A1 US2013146884 A1 US 2013146884A1
- Authority
- US
- United States
- Prior art keywords
- crystal
- film
- layer
- semiconductor device
- amorphous
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 37
- 238000000034 method Methods 0.000 title abstract description 39
- 238000004519 manufacturing process Methods 0.000 title abstract description 23
- 239000013078 crystal Substances 0.000 claims abstract description 77
- 239000012535 impurity Substances 0.000 claims abstract description 37
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 28
- 229910052710 silicon Inorganic materials 0.000 claims description 28
- 239000010703 silicon Substances 0.000 claims description 28
- 229910052732 germanium Inorganic materials 0.000 claims description 13
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 13
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 8
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 8
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 7
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 6
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 claims description 4
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 4
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 claims description 4
- 229910052788 barium Inorganic materials 0.000 claims description 4
- DSAJWYNOEDNPEQ-UHFFFAOYSA-N barium atom Chemical compound [Ba] DSAJWYNOEDNPEQ-UHFFFAOYSA-N 0.000 claims description 4
- 229910017052 cobalt Inorganic materials 0.000 claims description 4
- 239000010941 cobalt Substances 0.000 claims description 4
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 4
- 229910052735 hafnium Inorganic materials 0.000 claims description 4
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 claims description 4
- 229910052738 indium Inorganic materials 0.000 claims description 4
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 4
- 229910052741 iridium Inorganic materials 0.000 claims description 4
- GKOZUEZYRPOHIO-UHFFFAOYSA-N iridium atom Chemical compound [Ir] GKOZUEZYRPOHIO-UHFFFAOYSA-N 0.000 claims description 4
- 229910052746 lanthanum Inorganic materials 0.000 claims description 4
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 claims description 4
- 229910052749 magnesium Inorganic materials 0.000 claims description 4
- 239000011777 magnesium Substances 0.000 claims description 4
- 229910052759 nickel Inorganic materials 0.000 claims description 4
- 229910052758 niobium Inorganic materials 0.000 claims description 4
- 239000010955 niobium Substances 0.000 claims description 4
- GUCVJGMIXFAOAE-UHFFFAOYSA-N niobium atom Chemical compound [Nb] GUCVJGMIXFAOAE-UHFFFAOYSA-N 0.000 claims description 4
- 229910052697 platinum Inorganic materials 0.000 claims description 4
- 229910052712 strontium Inorganic materials 0.000 claims description 4
- CIOAGBVUUVVLOB-UHFFFAOYSA-N strontium atom Chemical compound [Sr] CIOAGBVUUVVLOB-UHFFFAOYSA-N 0.000 claims description 4
- 229910052715 tantalum Inorganic materials 0.000 claims description 4
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 claims description 4
- 229910052718 tin Inorganic materials 0.000 claims description 4
- 229910052719 titanium Inorganic materials 0.000 claims description 4
- 239000010936 titanium Substances 0.000 claims description 4
- 229910052727 yttrium Inorganic materials 0.000 claims description 4
- VWQVUPCCIRVNHF-UHFFFAOYSA-N yttrium atom Chemical compound [Y] VWQVUPCCIRVNHF-UHFFFAOYSA-N 0.000 claims description 4
- 229910052726 zirconium Inorganic materials 0.000 claims description 4
- 229910052751 metal Inorganic materials 0.000 claims 4
- 239000002184 metal Substances 0.000 claims 4
- 239000013081 microcrystal Substances 0.000 abstract description 17
- 238000000151 deposition Methods 0.000 abstract 4
- 239000010408 film Substances 0.000 description 101
- 229910021417 amorphous silicon Inorganic materials 0.000 description 42
- 238000010586 diagram Methods 0.000 description 29
- 239000000758 substrate Substances 0.000 description 23
- 229910052796 boron Inorganic materials 0.000 description 12
- 238000005229 chemical vapour deposition Methods 0.000 description 12
- 230000000052 comparative effect Effects 0.000 description 12
- 238000000137 annealing Methods 0.000 description 10
- 229910052698 phosphorus Inorganic materials 0.000 description 10
- 230000008569 process Effects 0.000 description 10
- 229910007264 Si2H6 Inorganic materials 0.000 description 8
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 8
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 8
- 230000005855 radiation Effects 0.000 description 8
- 238000004151 rapid thermal annealing Methods 0.000 description 8
- XUKUURHRXDUEBC-SXOMAYOGSA-N (3s,5r)-7-[2-(4-fluorophenyl)-3-phenyl-4-(phenylcarbamoyl)-5-propan-2-ylpyrrol-1-yl]-3,5-dihydroxyheptanoic acid Chemical compound C=1C=CC=CC=1C1=C(C=2C=CC(F)=CC=2)N(CC[C@@H](O)C[C@H](O)CC(O)=O)C(C(C)C)=C1C(=O)NC1=CC=CC=C1 XUKUURHRXDUEBC-SXOMAYOGSA-N 0.000 description 7
- 238000009826 distribution Methods 0.000 description 7
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 5
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 239000011574 phosphorus Substances 0.000 description 3
- 229910015844 BCl3 Inorganic materials 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000002425 crystallisation Methods 0.000 description 2
- 230000008025 crystallization Effects 0.000 description 2
- QUZPNFFHZPRKJD-UHFFFAOYSA-N germane Chemical compound [GeH4] QUZPNFFHZPRKJD-UHFFFAOYSA-N 0.000 description 2
- 229910052986 germanium hydride Inorganic materials 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000001004 secondary ion mass spectrometry Methods 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- FAQYAMRNWDIXMY-UHFFFAOYSA-N trichloroborane Chemical compound ClB(Cl)Cl FAQYAMRNWDIXMY-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- -1 diodes Chemical compound 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 230000015654 memory Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000035699 permeability Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/0245—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02576—N-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02579—P-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02592—Microstructure amorphous
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
Definitions
- Embodiments described herein relate generally to a semiconductor device and a method for manufacturing the semiconductor device.
- semiconductor devices that include selectors using silicon, such as diodes, are being considered.
- a selector is used to cause a current to flow in the resistance change film.
- a selector is formed by forming an amorphous film in advance, and crystallizing the amorphous film by RTA (Rapid Thermal Annealing).
- FIG. 1 is a schematic cross-sectional view of a semiconductor device according to a first embodiment
- FIG. 2( a ) is a diagram (a first diagram) for explaining a procedure for manufacturing a semiconductor device according to the first embodiment
- FIG. 2( b ) is a diagram (a second diagram) for explaining a procedure for manufacturing the semiconductor device according to the first embodiment
- FIG. 3( a ) is a diagram (a third diagram) for explaining a procedure for manufacturing the semiconductor device according to the first embodiment
- FIG. 3( b ) is a diagram (a fourth diagram) for explaining a procedure for manufacturing the semiconductor device according to the first embodiment
- FIG. 4( a ) is a diagram (a fifth diagram) for explaining a procedure for manufacturing the semiconductor device according to the first embodiment
- FIG. 4( b ) is a diagram (a sixth diagram) for explaining a procedure for manufacturing the semiconductor device according to the first embodiment
- FIG. 5 is a schematic cross-sectional view of a semiconductor device according to a second embodiment
- FIG. 6( a ) is a diagram (a first diagram) for explaining a procedure for manufacturing a semiconductor device according to the second embodiment
- FIG. 6( b ) is a diagram (a second diagram) for explaining a procedure for manufacturing the semiconductor device according to the second embodiment
- FIG. 7( a ) is a diagram (a third diagram) for explaining a procedure for manufacturing the semiconductor device according to the second embodiment
- FIG. 7( b ) is a diagram (a fourth diagram) for explaining a procedure for manufacturing the semiconductor device according to the second embodiment
- FIG. 8( a ) is a diagram (a fifth diagram) for explaining a procedure for manufacturing the semiconductor device according to the second embodiment
- FIG. 8( b ) is a diagram (a sixth diagram) for explaining a procedure for manufacturing the semiconductor device according to the second embodiment
- FIG. 9 is a diagram (a seventh diagram) for explaining a procedure for manufacturing the semiconductor device according to the second embodiment.
- FIG. 10 is a diagram showing the concentration distributions of impurities with respect to the depth from the upper surface of the semiconductor device according to the first embodiment
- FIG. 11 is a diagram showing the concentration distributions of impurities with respect to the depth from the upper surface of a semiconductor device as a comparative example.
- FIG. 12 is a diagram showing the voltage dependence characteristics of currents measured in the semiconductor device of the first embodiment and the semiconductor device as the comparative example.
- a first amorphous film that has a first impurity added thereto is deposited
- a third amorphous lower-layer film is deposited on the first amorphous film
- microcrystals are formed on the third amorphous lower-layer film
- a third amorphous upper-layer film is deposited on the third amorphous lower-layer film so as to cover the microcrystals
- a second amorphous film that has a second impurity added thereto is deposited on the third amorphous upper-layer film.
- microwaves are radiated, so that the third amorphous lower-layer film and the third amorphous upper-layer film are crystallized to form a third crystal layer, and the first amorphous film and the second amorphous film are crystallized to form a first crystal layer and a second crystal layer.
- a first embodiment will be described hereafter.
- a method for forming a PIN diode will be described as an example in the following, the present invention is not limited to methods of manufacturing such semiconductor devices, but may also be applied to other types of transistors and the like, such as thin-film transistors.
- FIGS. 2 through 4 illustrating a method for manufacturing a semiconductor device according to the first embodiment, the embodiment will be described.
- like components are denoted by like reference numerals.
- an electrode 2 made of a titanium nitride film or the like is formed on a silicon substrate 1 .
- CVD Chemical Vapor Deposition
- an undoped amorphous silicon film (a third amorphous film) 12 that has no impurities added thereto and has a thickness of 20 nm, for example, is formed continuously on the P-doped amorphous silicon film 11 at a substrate temperature of 500° C. by a CVD process using a SiH 4 gas or a Si 2 H 6 gas.
- microcrystals 41 are formed on the undoped amorphous silicon film 12 at a substrate temperature of 500° C. by a CVD process using a GeH 4 gas, without breaking the vacuum.
- the microcrystals 41 are, for example, 0.5 to 5 nm in diameter, and are preferably selected from among the microcrystals of indium, iridium, titanium, tantalum, cobalt, germanium, platinum, lanthanum, nickel, yttrium, hafnium, zirconium, tin, niobium, barium, strontium, magnesium, and silicon germanium. More preferably, the microcrystals 41 are germanium or silicon germanium. In the following, a case where germanium microcrystals 41 are used will be described.
- an undoped amorphous silicon film (a third amorphous film) 12 that has no impurities added thereto and has a thickness of 20 nm, for example, is further formed to cover the germanium microcrystals 41 and the already formed undoped amorphous silicon film 12 , at a substrate temperature of 500° C. by a CVD process using a SiH 4 gas or a Si 2 H 6 gas.
- an undoped amorphous silicon film 12 that contains the microcrystals 41 and has a thickness of 40 nm is formed.
- microwave annealing is performed. More specifically, microwaves of 2.45 to 25 GHz are radiated.
- the conditions for microwave radiation are set so that the substrate temperature falls within the range of 200 to 550° C.
- the power of the microwaves is 0.5 W/cm 2 to 10 kW/cm 2
- the radiation time is 30 seconds to 30 minutes.
- the substrate temperature is obtained by measuring the surface of the B-doped amorphous silicon film 14 or the bottom surface of the substrate with the use of a pyrometer.
- the P-doped amorphous silicon film 11 , the undoped amorphous silicon film 12 , and the B-doped amorphous silicon film 14 are crystallized, to form a P-doped silicon crystal film (a first crystal layer) 31 , an undoped silicon crystal film (a third crystal layer) 32 , and a B-doped silicon crystal film (a second crystal layer) 34 , respectively, as shown in FIG. 4( b ).
- the PIN diode 3 shown in FIG. 1 includes: the P-doped silicon crystal film (the first crystal layer) 31 that has a thickness of 25 nm and has the impurity P added thereto, for example; the undoped silicon crystal film (the third crystal layer) 32 that is formed on the P-doped silicon crystal film 31 , having no impurities added thereto, and having a thickness of 40 nm, for example; and the B-doped silicon crystal film (the second crystal layer) 34 that is formed on the undoped silicon crystal film 32 , having a thickness of 25 nm, and having the impurity B added thereto.
- the undoped silicon crystal film 32 further contains germanium of the germanium microcrystals 41 .
- the PIN diode in the comparative example is formed in the following manner. That is, a P-doped amorphous silicon film that has an impurity P added thereto and has a thickness of 25 nm is formed on an electrode, and an undoped amorphous silicon film that has no impurities added thereto and has a thickness of 40 nm is formed on the P-doped amorphous silicon film. A B-doped amorphous silicon film that has an impurity B (boron) added thereto and has a thickness of 25 nm is formed on the undoped amorphous silicon film. Further, RTA (Rapid Thermal Annealing) is performed under such conditions that the substrate temperature becomes 750° C., or more specifically, RTA is performed in a N 2 gas for 60 seconds.
- RTA Rapid Thermal Annealing
- the PIN diode in the comparative example is formed without microcrystals and is formed through RTA, instead of microwave radiation.
- the other conditions for film formation in the comparative example are the same as those in the embodiment.
- FIG. 10 shows the concentration distributions of the impurities B and P with respect to depth from the upper surface of the PIN diode of the present embodiment before and after microwave annealing.
- the impurity diffusion due to the annealing is restrained.
- the reason for this is supposedly as follows. Compared with infrared rays used in RTA, microwaves characteristically have high permeability into films. Therefore, combined with the effect of the formation of microcrystals in the films, microwave annealing can efficiently crystallize the insides of films at low temperatures. Accordingly, it is thought that impurity diffusion can be restrained, as crystallization can be performed at low temperatures.
- the impurity B is distributed in areas closer to the upper surface of the PIN diode, and the impurity P is distributed in areas deeper from the upper surface of the PIN diode, compared with the impurities B and P seen prior to the annealing.
- the lines indicating the concentration distributions of the impurity B and the impurity P after the annealing rapidly go up and down in FIG. 10 , and therefore, it can be seen from FIG. 10 that the impurity B and the impurity P are selectively distributed.
- the undoped amorphous silicon film 12 , the P-doped amorphous silicon film 11 , and the B-doped amorphous silicon film 14 are sequentially crystallized by the microwave annealing, having the microcrystals 41 at the center of the undoped amorphous silicon film 12 serve as seeds or nuclei. Accordingly, the crystal planes of the portions crystallized earlier in the vicinities of the microcrystals 41 existing in the undoped amorphous silicon film 12 grow with crystallization, and push back the impurities P and B contained in the P-doped amorphous silicon film 11 existing above the crystal planes and in the B-doped amorphous silicon film 14 existing below the crystal planes.
- FIG. 11 shows the concentration distributions of the impurities B and P with respect to the depth from the upper surface of the PIN diode before and after the microwave annealing in the PIN diode of the comparative example.
- impurity diffusion is caused by the annealing according to RTA. More specifically, impurities diffuse and mix as deep as about 50 nm from the upper surface equivalent to the undoped silicon crystal film 32 in the PIN diode.
- a problem of a large OFF current is caused.
- the current-voltage characteristics of the 90 nm thick PIN diode of the present embodiment formed in the above described manner and the PIN diode formed as the above described comparative example were measured.
- the PIN diode in this comparative example is the same as the PIN diode in the foregoing comparative example in which the concentration distributions of the impurities B and P with respect to the depth from the upper surface are measured described above.
- FIG. 12 shows the measurement results.
- the forward current (the applied voltage being 0 V or higher) is about the same between the PIN diode of the embodiment and the PIN diode in the comparative example.
- the backward current (the applied voltage being 0 V or lower) of the PIN diode of the present embodiment is smaller in current value than the backward current of the PIN diode in the comparative example. That is, the PIN diode of the embodiment has a small OFF current.
- PIN diodes have been described in the present embodiment, the embodiment may also be applied to NIP diodes.
- a method for manufacturing a semiconductor device according to a second embodiment differs from the method for manufacturing a semiconductor device according to the first embodiment described above, in that a crystal film is used in place of the microcrystals, and a NPN selector is formed.
- the present invention is not limited to methods of manufacturing such semiconductor devices, but may also be applied to other types of transistors and the like, such as thin-film transistors.
- FIGS. 6 through 9 illustrating a method for manufacturing a semiconductor device according to the second embodiment.
- like components are denoted by like reference numerals.
- an electrode 2 made of a titanium nitride film or the like is formed on a silicon substrate 1 , as in the first embodiment.
- This P-doped amorphous silicon film serves as a P-doped amorphous silicon lower-layer film (a first amorphous film) 15 .
- a crystal film 42 is formed on the undoped amorphous silicon lower-layer film 16 at a substrate temperature of 500° C. by a CVD process using a GeH 4 gas, without breaking the vacuum.
- the crystal film 42 is formed to have a thickness of 0.5 to 50 nm.
- Material of the crystal film 42 is preferably selected from among indium, iridium, titanium, tantalum, cobalt, germanium, platinum, lanthanum, nickel, yttrium, hafnium, zirconium, tin, niobium, barium, strontium, magnesium, and silicon germanium. More preferably, the crystal film 42 is germanium or silicon germanium. In the following, a case where a germanium crystal film 42 is used will be described.
- This P-doped amorphous silicon film serves as a P-doped amorphous silicon upper-layer film (a second amorphous film) 18 .
- ion implantation is then performed in the undoped amorphous silicon films 16 and 17 so that the boron concentration becomes about 1E17 cm ⁇ 3 .
- B-doped amorphous silicon films 26 and 27 having the impurity B (boron) added thereto are formed.
- microwaves of 2.45 to 25 GHz are radiated as shown in FIG. 9 .
- the conditions for microwave radiation are set so that the substrate temperature falls within the range of 200 to 550° C., as in the first embodiment. More specifically, the power of the microwaves is 0.5 W/cm 2 to 10 kW/cm 2 , and the radiation time is 30 seconds to 30 minutes.
- the P-doped amorphous silicon lower-layer film 15 , the B-doped amorphous silicon films 26 and 27 having boron added thereto through the ion implantation, and the P-doped amorphous silicon upper-layer film 18 provided on the B-doped amorphous silicon film 27 are crystallized, to form a P-doped silicon crystal film (a first crystal lower layer) 35 , B-doped silicon crystal films (second crystal layers) 36 and 37 , and a P-doped silicon crystal film (a first crystal upper layer) 38 provided on the B-doped silicon crystal film 37 , respectively.
- the NPN selector 4 shown in FIG. 5 includes: the P-doped silicon crystal film (the first crystal lower layer) 35 that has an impurity P added thereto; the B-doped silicon crystal films (the second crystal layers) 36 and 37 that are formed on the P-doped silicon crystal film 35 ; and the P-doped silicon crystal film (a first crystal upper layer) 38 that is formed on the B-doped silicon crystal film 37 .
- the B-doped silicon crystal films 36 and 38 further contain the germanium crystal film 42 .
- NPN selector has been described in the present embodiment, the embodiment may also be applied to PNP selectors.
- selectors are formed on silicon substrates.
- a substrate on which a selector is to be formed is not necessarily a silicon substrate, and may be some other kind of substrate (such as a SOI substrate or a SiGe substrate).
Abstract
In one embodiment, a method for manufacturing a semiconductor device is disclosed. The method can include depositing a first amorphous film having a first impurity, depositing a third amorphous lower-layer film on the first amorphous film, forming microcrystals on the third amorphous lower-layer film, depositing a third amorphous upper-layer film on the third amorphous lower-layer film to cover the microcrystals, depositing a second amorphous film having a second impurity on the third amorphous upper-layer film, and radiating microwaves to crystallize the third amorphous lower-layer film and the third amorphous upper-layer film to form a third crystal layer, and crystallize the first amorphous film and the second amorphous film to form a first crystal layer and a second crystal layer.
Description
- This application is based upon and claims the benefit of priority from prior Japanese Patent Application No. 2010-172608, filed on Jul. 30, 2010, the entire contents of which are incorporated herein by reference.
- Embodiments described herein relate generally to a semiconductor device and a method for manufacturing the semiconductor device.
- For three-dimensional memories of future generations, semiconductor devices that include selectors using silicon, such as diodes, are being considered.
- For example, in a ReRAM (Resistance Change Random Access Memory) using a resistance change film, a selector is used to cause a current to flow in the resistance change film. Such a selector is formed by forming an amorphous film in advance, and crystallizing the amorphous film by RTA (Rapid Thermal Annealing).
-
FIG. 1 is a schematic cross-sectional view of a semiconductor device according to a first embodiment; -
FIG. 2( a) is a diagram (a first diagram) for explaining a procedure for manufacturing a semiconductor device according to the first embodiment; -
FIG. 2( b) is a diagram (a second diagram) for explaining a procedure for manufacturing the semiconductor device according to the first embodiment; -
FIG. 3( a) is a diagram (a third diagram) for explaining a procedure for manufacturing the semiconductor device according to the first embodiment; -
FIG. 3( b) is a diagram (a fourth diagram) for explaining a procedure for manufacturing the semiconductor device according to the first embodiment; -
FIG. 4( a) is a diagram (a fifth diagram) for explaining a procedure for manufacturing the semiconductor device according to the first embodiment; -
FIG. 4( b) is a diagram (a sixth diagram) for explaining a procedure for manufacturing the semiconductor device according to the first embodiment; -
FIG. 5 is a schematic cross-sectional view of a semiconductor device according to a second embodiment; -
FIG. 6( a) is a diagram (a first diagram) for explaining a procedure for manufacturing a semiconductor device according to the second embodiment; -
FIG. 6( b) is a diagram (a second diagram) for explaining a procedure for manufacturing the semiconductor device according to the second embodiment; -
FIG. 7( a) is a diagram (a third diagram) for explaining a procedure for manufacturing the semiconductor device according to the second embodiment; -
FIG. 7( b) is a diagram (a fourth diagram) for explaining a procedure for manufacturing the semiconductor device according to the second embodiment; -
FIG. 8( a) is a diagram (a fifth diagram) for explaining a procedure for manufacturing the semiconductor device according to the second embodiment; -
FIG. 8( b) is a diagram (a sixth diagram) for explaining a procedure for manufacturing the semiconductor device according to the second embodiment; -
FIG. 9 is a diagram (a seventh diagram) for explaining a procedure for manufacturing the semiconductor device according to the second embodiment; -
FIG. 10 is a diagram showing the concentration distributions of impurities with respect to the depth from the upper surface of the semiconductor device according to the first embodiment; -
FIG. 11 is a diagram showing the concentration distributions of impurities with respect to the depth from the upper surface of a semiconductor device as a comparative example; and -
FIG. 12 is a diagram showing the voltage dependence characteristics of currents measured in the semiconductor device of the first embodiment and the semiconductor device as the comparative example. - In one embodiment of the present invention, according to a method for manufacturing a semiconductor device, it is possible that a first amorphous film that has a first impurity added thereto is deposited, a third amorphous lower-layer film is deposited on the first amorphous film, microcrystals are formed on the third amorphous lower-layer film, a third amorphous upper-layer film is deposited on the third amorphous lower-layer film so as to cover the microcrystals, and a second amorphous film that has a second impurity added thereto is deposited on the third amorphous upper-layer film. According to the method, microwaves are radiated, so that the third amorphous lower-layer film and the third amorphous upper-layer film are crystallized to form a third crystal layer, and the first amorphous film and the second amorphous film are crystallized to form a first crystal layer and a second crystal layer.
- A first embodiment will be described hereafter. Although a method for forming a PIN diode will be described as an example in the following, the present invention is not limited to methods of manufacturing such semiconductor devices, but may also be applied to other types of transistors and the like, such as thin-film transistors.
- Referring now to
FIGS. 2 through 4 illustrating a method for manufacturing a semiconductor device according to the first embodiment, the embodiment will be described. In all the drawings, like components are denoted by like reference numerals. - First, as shown in
FIG. 2( a), anelectrode 2 made of a titanium nitride film or the like is formed on asilicon substrate 1. A P-doped amorphous silicon film (a first amorphous film) 11 that has an impurity P (phosphorus) added thereto and has a thickness of 25 nm, for example, is formed on theelectrode 2 at a substrate temperature of 500° C. by a CVD (Chemical Vapor Deposition) process using a PH3/Si2H6/He mixed gas and/or a PH3/SiH4/He mixed gas. - Further, as shown in
FIG. 2( b), an undoped amorphous silicon film (a third amorphous film) 12 that has no impurities added thereto and has a thickness of 20 nm, for example, is formed continuously on the P-dopedamorphous silicon film 11 at a substrate temperature of 500° C. by a CVD process using a SiH4 gas or a Si2H6 gas. - As shown in
FIG. 3( a),microcrystals 41 are formed on the undopedamorphous silicon film 12 at a substrate temperature of 500° C. by a CVD process using a GeH4 gas, without breaking the vacuum. Themicrocrystals 41 are, for example, 0.5 to 5 nm in diameter, and are preferably selected from among the microcrystals of indium, iridium, titanium, tantalum, cobalt, germanium, platinum, lanthanum, nickel, yttrium, hafnium, zirconium, tin, niobium, barium, strontium, magnesium, and silicon germanium. More preferably, themicrocrystals 41 are germanium or silicon germanium. In the following, a case wheregermanium microcrystals 41 are used will be described. - As shown in
FIG. 3( b), an undoped amorphous silicon film (a third amorphous film) 12 that has no impurities added thereto and has a thickness of 20 nm, for example, is further formed to cover thegermanium microcrystals 41 and the already formed undopedamorphous silicon film 12, at a substrate temperature of 500° C. by a CVD process using a SiH4 gas or a Si2H6 gas. In other words, an undopedamorphous silicon film 12 that contains themicrocrystals 41 and has a thickness of 40 nm is formed. - As shown in
FIG. 4( a), a B-doped amorphous silicon film (a second amorphous film) 14 that has an impurity B (boron) added thereto and has a thickness of 25 nm, for example, is further formed on the undopedamorphous silicon film 12 at a substrate temperature of 500° C. by a CVD process using a SiH4/H2/BCl3 mixed gas or a Si2H6/H2/BCl3 mixed gas. - After that, microwave annealing is performed. More specifically, microwaves of 2.45 to 25 GHz are radiated. The conditions for microwave radiation are set so that the substrate temperature falls within the range of 200 to 550° C. For example, as the conditions for microwave radiation, the power of the microwaves is 0.5 W/cm2 to 10 kW/cm2, and the radiation time is 30 seconds to 30 minutes. At this point, the substrate temperature is obtained by measuring the surface of the B-doped
amorphous silicon film 14 or the bottom surface of the substrate with the use of a pyrometer. - As described above, through the microwave radiation, the P-doped
amorphous silicon film 11, the undopedamorphous silicon film 12, and the B-dopedamorphous silicon film 14 are crystallized, to form a P-doped silicon crystal film (a first crystal layer) 31, an undoped silicon crystal film (a third crystal layer) 32, and a B-doped silicon crystal film (a second crystal layer) 34, respectively, as shown inFIG. 4( b). - In the above manner, a
PIN diode 3 of 90 nm in thickness is formed as shown inFIG. 1 , for example. More specifically, thePIN diode 3 shown inFIG. 1 includes: the P-doped silicon crystal film (the first crystal layer) 31 that has a thickness of 25 nm and has the impurity P added thereto, for example; the undoped silicon crystal film (the third crystal layer) 32 that is formed on the P-dopedsilicon crystal film 31, having no impurities added thereto, and having a thickness of 40 nm, for example; and the B-doped silicon crystal film (the second crystal layer) 34 that is formed on the undopedsilicon crystal film 32, having a thickness of 25 nm, and having the impurity B added thereto. The undopedsilicon crystal film 32 further contains germanium of the germanium microcrystals 41. - In the 90-nm thick PIN diode of the present embodiment formed in the above described manner and a PIN diode formed as a comparative example in the later described manner, the concentration distributions of the impurities B and P with respect to the depths from the upper surfaces of the respective PIN diodes were measured by SIMS (Secondary Ion Mass Spectrometry).
- Specifically, the PIN diode in the comparative example is formed in the following manner. That is, a P-doped amorphous silicon film that has an impurity P added thereto and has a thickness of 25 nm is formed on an electrode, and an undoped amorphous silicon film that has no impurities added thereto and has a thickness of 40 nm is formed on the P-doped amorphous silicon film. A B-doped amorphous silicon film that has an impurity B (boron) added thereto and has a thickness of 25 nm is formed on the undoped amorphous silicon film. Further, RTA (Rapid Thermal Annealing) is performed under such conditions that the substrate temperature becomes 750° C., or more specifically, RTA is performed in a N2 gas for 60 seconds.
- In other words, unlike the PIN diode of the present embodiment, the PIN diode in the comparative example is formed without microcrystals and is formed through RTA, instead of microwave radiation. The other conditions for film formation in the comparative example are the same as those in the embodiment.
-
FIG. 10 shows the concentration distributions of the impurities B and P with respect to depth from the upper surface of the PIN diode of the present embodiment before and after microwave annealing. As can be seen from the graph, the impurity diffusion due to the annealing is restrained. The reason for this is supposedly as follows. Compared with infrared rays used in RTA, microwaves characteristically have high permeability into films. Therefore, combined with the effect of the formation of microcrystals in the films, microwave annealing can efficiently crystallize the insides of films at low temperatures. Accordingly, it is thought that impurity diffusion can be restrained, as crystallization can be performed at low temperatures. - In addition, as can be seen from
FIG. 10 , after the annealing, the impurity B is distributed in areas closer to the upper surface of the PIN diode, and the impurity P is distributed in areas deeper from the upper surface of the PIN diode, compared with the impurities B and P seen prior to the annealing. Further, the lines indicating the concentration distributions of the impurity B and the impurity P after the annealing rapidly go up and down inFIG. 10 , and therefore, it can be seen fromFIG. 10 that the impurity B and the impurity P are selectively distributed. - This is supposedly because the undoped
amorphous silicon film 12, the P-dopedamorphous silicon film 11, and the B-dopedamorphous silicon film 14 are sequentially crystallized by the microwave annealing, having themicrocrystals 41 at the center of the undopedamorphous silicon film 12 serve as seeds or nuclei. Accordingly, the crystal planes of the portions crystallized earlier in the vicinities of themicrocrystals 41 existing in the undopedamorphous silicon film 12 grow with crystallization, and push back the impurities P and B contained in the P-dopedamorphous silicon film 11 existing above the crystal planes and in the B-dopedamorphous silicon film 14 existing below the crystal planes. -
FIG. 11 shows the concentration distributions of the impurities B and P with respect to the depth from the upper surface of the PIN diode before and after the microwave annealing in the PIN diode of the comparative example. As can be seen from the graph, impurity diffusion is caused by the annealing according to RTA. More specifically, impurities diffuse and mix as deep as about 50 nm from the upper surface equivalent to the undopedsilicon crystal film 32 in the PIN diode. As described above, in the PIN diode having impurities B and P diffused in the undopedsilicon crystal film 32, or I layer, a problem of a large OFF current is caused. - Further, the current-voltage characteristics of the 90 nm thick PIN diode of the present embodiment formed in the above described manner and the PIN diode formed as the above described comparative example were measured. The PIN diode in this comparative example is the same as the PIN diode in the foregoing comparative example in which the concentration distributions of the impurities B and P with respect to the depth from the upper surface are measured described above.
-
FIG. 12 shows the measurement results. As can be seen from the graph, the forward current (the applied voltage being 0 V or higher) is about the same between the PIN diode of the embodiment and the PIN diode in the comparative example. The backward current (the applied voltage being 0 V or lower) of the PIN diode of the present embodiment is smaller in current value than the backward current of the PIN diode in the comparative example. That is, the PIN diode of the embodiment has a small OFF current. - Although PIN diodes have been described in the present embodiment, the embodiment may also be applied to NIP diodes.
- A method for manufacturing a semiconductor device according to a second embodiment differs from the method for manufacturing a semiconductor device according to the first embodiment described above, in that a crystal film is used in place of the microcrystals, and a NPN selector is formed.
- The following is a description of the second embodiment. Although a method for forming a NPN selector will be described as an example in the following, the present invention is not limited to methods of manufacturing such semiconductor devices, but may also be applied to other types of transistors and the like, such as thin-film transistors.
- The present embodiment will be described with reference to
FIGS. 6 through 9 illustrating a method for manufacturing a semiconductor device according to the second embodiment. In all the drawings, like components are denoted by like reference numerals. - First, as shown in
FIG. 6( a), anelectrode 2 made of a titanium nitride film or the like is formed on asilicon substrate 1, as in the first embodiment. A P-doped amorphous silicon film that has an impurity P (phosphorus) added thereto and has a thickness of 25 nm, for example, is formed on theelectrode 2 at a substrate temperature of 500° C. by a CVD (Chemical Vapor Deposition) process using a PH3/Si2H6/He mixed gas and/or a PH3/SiH4/He mixed gas. This P-doped amorphous silicon film serves as a P-doped amorphous silicon lower-layer film (a first amorphous film) 15. - Further, as shown in
FIG. 6( b), an undoped amorphous silicon lower-layer film (a third amorphous film) 16 that has no impurities added thereto and has a thickness of 20 nm, for example, is formed on the P-doped amorphous silicon lower-layer film 15 at a substrate temperature of 500° C. by a CVD process using a SiH4 gas or a Si2H6 gas, as in the first embodiment. - As shown in
FIG. 7( a), acrystal film 42 is formed on the undoped amorphous silicon lower-layer film 16 at a substrate temperature of 500° C. by a CVD process using a GeH4 gas, without breaking the vacuum. Thecrystal film 42 is formed to have a thickness of 0.5 to 50 nm. Material of thecrystal film 42 is preferably selected from among indium, iridium, titanium, tantalum, cobalt, germanium, platinum, lanthanum, nickel, yttrium, hafnium, zirconium, tin, niobium, barium, strontium, magnesium, and silicon germanium. More preferably, thecrystal film 42 is germanium or silicon germanium. In the following, a case where agermanium crystal film 42 is used will be described. - As shown in
FIG. 7( b), an undoped amorphous silicon upper-layer film (a third amorphous film) 17 that has no impurities added thereto and has a thickness of 20 nm, for example, is further formed to cover thegermanium crystal film 42 at a substrate temperature of 500° C. by a CVD process using a SiH4 gas or a Si2H6 gas, as in the first embodiment. - As shown in
FIG. 8( a), a P-doped amorphous silicon film that has an impurity P (phosphorus) added thereto and has a thickness of 25 nm, for example, is further formed on the undoped amorphous silicon upper-layer film 17 at a substrate temperature of 500° C. by a CVD process using a PH3/Si2H6/He mixed gas or a PH3/SiH4/He mixed gas. This P-doped amorphous silicon film serves as a P-doped amorphous silicon upper-layer film (a second amorphous film) 18. - As shown in
FIG. 8( b), ion implantation is then performed in the undopedamorphous silicon films amorphous silicon films - After that, microwaves of 2.45 to 25 GHz are radiated as shown in
FIG. 9 . The conditions for microwave radiation are set so that the substrate temperature falls within the range of 200 to 550° C., as in the first embodiment. More specifically, the power of the microwaves is 0.5 W/cm2 to 10 kW/cm2, and the radiation time is 30 seconds to 30 minutes. Through the microwave radiation performed in this manner, the P-doped amorphous silicon lower-layer film 15, the B-dopedamorphous silicon films layer film 18 provided on the B-dopedamorphous silicon film 27 are crystallized, to form a P-doped silicon crystal film (a first crystal lower layer) 35, B-doped silicon crystal films (second crystal layers) 36 and 37, and a P-doped silicon crystal film (a first crystal upper layer) 38 provided on the B-dopedsilicon crystal film 37, respectively. - In the above manner, a
NPN selector 4 shown inFIG. 5 is formed. More specifically, theNPN selector 4 shown inFIG. 5 includes: the P-doped silicon crystal film (the first crystal lower layer) 35 that has an impurity P added thereto; the B-doped silicon crystal films (the second crystal layers) 36 and 37 that are formed on the P-dopedsilicon crystal film 35; and the P-doped silicon crystal film (a first crystal upper layer) 38 that is formed on the B-dopedsilicon crystal film 37. The B-dopedsilicon crystal films germanium crystal film 42. - Although a NPN selector has been described in the present embodiment, the embodiment may also be applied to PNP selectors.
- In the above described first and second embodiments, selectors are formed on silicon substrates. However, a substrate on which a selector is to be formed is not necessarily a silicon substrate, and may be some other kind of substrate (such as a SOI substrate or a SiGe substrate).
- While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel methods and systems described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the methods and systems described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.
Claims (7)
1.-14. (canceled)
15. A semiconductor device comprising:
a first crystal layer that has a first impurity added thereto;
a third crystal layer that is formed on the first crystal layer; and
a second crystal layer that is formed on the third crystal layer and has a second impurity added thereto,
the third crystal layer containing a metal element.
16. The semiconductor device according to claim 15 , wherein the metal element is selected from the group consisting of indium, iridium, titanium, tantalum, cobalt, germanium, platinum, lanthanum, nickel, yttrium, hafnium, zirconium, tin, niobium, barium, strontium, magnesium, and silicon germanium.
17. The semiconductor device according to claim 15 , wherein the first crystal layer, the third crystal layer, and the second crystal layer are silicon crystal layers.
18. A semiconductor device comprising:
a first crystal lower layer that has a first impurity added thereto;
a second crystal layer that is formed on the first crystal lower layer and has a second impurity added thereto; and
a first crystal upper layer that is formed on the second crystal layer and has the first impurity added thereto,
the second crystal layer including a second crystal lower layer provided on the first crystal lower layer, a second crystal upper layer, and a crystal film placed between the second crystal lower layer and the second crystal upper layer, the crystal film containing a metal element.
19. The semiconductor device according to claim 18 , wherein the metal element is selected from the group consisting of indium, iridium, titanium, tantalum, cobalt, germanium, platinum, lanthanum, nickel, yttrium, hafnium, zirconium, tin, niobium, barium, strontium, magnesium, and silicon germanium.
20. The semiconductor device according to claim 18 , wherein the first crystal lower layer, the second crystal layer, and the first crystal upper layer are silicon crystal layers.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/764,797 US20130146884A1 (en) | 2010-07-30 | 2013-02-12 | Semiconductor device and method for manufacturing the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010172608A JP2012033750A (en) | 2010-07-30 | 2010-07-30 | Semiconductor device and manufacturing method of the same |
JP2010172608 | 2010-07-30 | ||
US13/017,498 US8383452B2 (en) | 2010-07-30 | 2011-01-31 | Semiconductor device and method for manufacturing the same |
US13/764,797 US20130146884A1 (en) | 2010-07-30 | 2013-02-12 | Semiconductor device and method for manufacturing the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/017,498 Division US8383452B2 (en) | 2010-07-30 | 2011-01-31 | Semiconductor device and method for manufacturing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130146884A1 true US20130146884A1 (en) | 2013-06-13 |
Family
ID=45525808
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/017,498 Expired - Fee Related US8383452B2 (en) | 2010-07-30 | 2011-01-31 | Semiconductor device and method for manufacturing the same |
US13/764,797 Abandoned US20130146884A1 (en) | 2010-07-30 | 2013-02-12 | Semiconductor device and method for manufacturing the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/017,498 Expired - Fee Related US8383452B2 (en) | 2010-07-30 | 2011-01-31 | Semiconductor device and method for manufacturing the same |
Country Status (2)
Country | Link |
---|---|
US (2) | US8383452B2 (en) |
JP (1) | JP2012033750A (en) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012234864A (en) | 2011-04-28 | 2012-11-29 | Toshiba Corp | Semiconductor device and manufacturing method thereof |
KR20120126743A (en) * | 2011-05-12 | 2012-11-21 | 에스케이하이닉스 주식회사 | Method for manufacturing resistance variable memory device |
WO2014150480A1 (en) * | 2013-03-15 | 2014-09-25 | Barb Ariel Cohen | Rapid real time multipoint procedure for optimizing sperm state for use in assisted reproductive technologies |
US9583187B2 (en) * | 2015-03-28 | 2017-02-28 | Intel Corporation | Multistage set procedure for phase change memory |
KR101706747B1 (en) * | 2015-05-08 | 2017-02-15 | 주식회사 유진테크 | Method for forming amorphous thin film |
US11562903B2 (en) * | 2019-01-17 | 2023-01-24 | Ramesh kumar Harjivan Kakkad | Method of fabricating thin, crystalline silicon film and thin film transistors |
US11791159B2 (en) | 2019-01-17 | 2023-10-17 | Ramesh kumar Harjivan Kakkad | Method of fabricating thin, crystalline silicon film and thin film transistors |
JP7321032B2 (en) * | 2019-08-20 | 2023-08-04 | 東京エレクトロン株式会社 | Heat treatment method and heat treatment apparatus |
US11355703B2 (en) | 2020-06-16 | 2022-06-07 | International Business Machines Corporation | Phase change device with interfacing first and second semiconductor layers |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080185691A1 (en) * | 2007-02-01 | 2008-08-07 | Kangguo Cheng | Fin Pin Diode |
US20100012914A1 (en) * | 2008-07-18 | 2010-01-21 | Sandisk 3D Llc | Carbon-based resistivity-switching materials and methods of forming the same |
US20120012808A1 (en) * | 2004-09-29 | 2012-01-19 | Herner S Brad | Deposited semiconductor structure to minimize n-type dopant diffusion and method of making |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04267324A (en) * | 1991-02-21 | 1992-09-22 | Alps Electric Co Ltd | Semiconductor thin-film substrate and its manufacture |
JP3234403B2 (en) * | 1994-06-14 | 2001-12-04 | 三洋電機株式会社 | Semiconductor thin film manufacturing method |
JP3659511B2 (en) * | 1994-09-06 | 2005-06-15 | キヤノン株式会社 | Photovoltaic element |
JPH08195492A (en) * | 1995-01-13 | 1996-07-30 | Matsushita Electric Ind Co Ltd | Formation of polycrystalline film, and manufacture of film transistor |
US5963823A (en) * | 1995-05-19 | 1999-10-05 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of thin film semiconductor device |
JP3621154B2 (en) * | 1995-05-19 | 2005-02-16 | 株式会社半導体エネルギー研究所 | Method for manufacturing active matrix display device |
JP2002009318A (en) * | 2000-06-26 | 2002-01-11 | Toyota Central Res & Dev Lab Inc | Thin-film silicon solar battery and its manufacturing method |
JP2002093706A (en) * | 2000-07-10 | 2002-03-29 | Semisysco Co Ltd | Crystallization method of amorphous silicon thin film |
JP2002280304A (en) * | 2001-03-22 | 2002-09-27 | Sanyo Electric Co Ltd | Method of manufacturing semiconductor device |
JP4665488B2 (en) * | 2004-11-08 | 2011-04-06 | 森 勇蔵 | Method for producing substrate with Ge microcrystal nucleus |
FR2898430B1 (en) * | 2006-03-13 | 2008-06-06 | Soitec Silicon On Insulator | METHOD FOR PRODUCING A STRUCTURE COMPRISING AT LEAST ONE THIN LAYER OF AMORPHOUS MATERIAL OBTAINED BY EPITAXIA ON A SUPPORT SUBSTRATE AND STRUCTURE OBTAINED ACCORDING TO SAID METHOD |
EP1918414A1 (en) * | 2006-11-02 | 2008-05-07 | Dow Corning Corporation | Film deposition of amorphous films with a graded bandgap by electron cyclotron resonance |
JP2008243965A (en) * | 2007-03-26 | 2008-10-09 | Toshiyuki Takamatsu | Semiconductor treatment apparatus and semiconductor treatment method |
JP5255870B2 (en) * | 2007-03-26 | 2013-08-07 | 株式会社半導体エネルギー研究所 | Method for manufacturing memory element |
US7586773B2 (en) * | 2007-03-27 | 2009-09-08 | Sandisk 3D Llc | Large array of upward pointing p-i-n diodes having large and uniform current |
KR101362890B1 (en) * | 2007-08-28 | 2014-02-17 | 주성엔지니어링(주) | Method of manufacturing thin film solar cell using micro wave, and thin film deposition apparatus for the same |
JP2011035371A (en) | 2009-07-07 | 2011-02-17 | Toshiba Corp | Method and apparatus for manufacturing semiconductor device |
JP5433462B2 (en) * | 2010-03-03 | 2014-03-05 | 株式会社東芝 | Manufacturing method of semiconductor device |
-
2010
- 2010-07-30 JP JP2010172608A patent/JP2012033750A/en active Pending
-
2011
- 2011-01-31 US US13/017,498 patent/US8383452B2/en not_active Expired - Fee Related
-
2013
- 2013-02-12 US US13/764,797 patent/US20130146884A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120012808A1 (en) * | 2004-09-29 | 2012-01-19 | Herner S Brad | Deposited semiconductor structure to minimize n-type dopant diffusion and method of making |
US20080185691A1 (en) * | 2007-02-01 | 2008-08-07 | Kangguo Cheng | Fin Pin Diode |
US20100012914A1 (en) * | 2008-07-18 | 2010-01-21 | Sandisk 3D Llc | Carbon-based resistivity-switching materials and methods of forming the same |
Also Published As
Publication number | Publication date |
---|---|
JP2012033750A (en) | 2012-02-16 |
US8383452B2 (en) | 2013-02-26 |
US20120025200A1 (en) | 2012-02-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8383452B2 (en) | Semiconductor device and method for manufacturing the same | |
US9799736B1 (en) | High acceptor level doping in silicon germanium | |
KR100392924B1 (en) | Method of Manufacturing Multilayer Solar Cell | |
CN104051242B (en) | Method for manufacturing a silicon carbide substrate for an electrical silicon carbide device, a silicon carbide substrate and an electrical silicon carbide device | |
US20170081781A1 (en) | Low-temperature selective epitaxial growth of silicon for device integration | |
KR100642627B1 (en) | Method for producing a polycrystalline silicon structure | |
EP2162921B1 (en) | Junction diode with reduced reverse current | |
US7914619B2 (en) | Thick epitaxial silicon by grain reorientation annealing and applications thereof | |
US9577065B2 (en) | Back-end transistors with highly doped low-temperature contacts | |
US20120187539A1 (en) | Device and method for boron diffusion in semiconductors | |
CN111129019A (en) | Semiconductor device with a plurality of semiconductor chips | |
US10886130B2 (en) | Methods of forming crystalline semiconductor material, and methods of forming transistors | |
US20200075713A1 (en) | Methods of forming semiconductor structures | |
US7947552B2 (en) | Process for the simultaneous deposition of crystalline and amorphous layers with doping | |
JP2002203809A (en) | Semiconductor device and its manufacturing method | |
US5464795A (en) | Method of forming polycrystalline silicon thin films for semiconductor devices | |
KR101356693B1 (en) | Semiconductor Device comprising Poly-Si and Manufacturing Method for the Same | |
US20240113021A1 (en) | Vertical-transport field-effect transistors with shared backside power supply | |
US20240105610A1 (en) | Vertical-transport field-effect transistor with backside gate contact | |
US20240113219A1 (en) | Vertical-transport field-effect transistor with backside source/drain connections | |
US20200066516A1 (en) | Semiconductor Structures Which Include Laminates of First and Second Regions, and Methods of Forming Semiconductor Structures | |
JP2023135330A (en) | Semiconductor device and method for manufacturing the same | |
KR19980014184A (en) | Solid phase recrystallization method of polysilicon film |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |