US20130026480A1 - Nucleation of Aluminum Nitride on a Silicon Substrate Using an Ammonia Preflow - Google Patents

Nucleation of Aluminum Nitride on a Silicon Substrate Using an Ammonia Preflow Download PDF

Info

Publication number
US20130026480A1
US20130026480A1 US13/190,420 US201113190420A US2013026480A1 US 20130026480 A1 US20130026480 A1 US 20130026480A1 US 201113190420 A US201113190420 A US 201113190420A US 2013026480 A1 US2013026480 A1 US 2013026480A1
Authority
US
United States
Prior art keywords
chamber
aln
substrate
flowing
buffer layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/190,420
Inventor
William E. Fenwick
Jeff Ramer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Bridgelux Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Assigned to BRIDGELUX, INC. reassignment BRIDGELUX, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FENWICK, WILLIAM E, RAMER, JEFF
Priority to US13/190,420 priority Critical patent/US20130026480A1/en
Application filed by Bridgelux Inc filed Critical Bridgelux Inc
Priority to TW101120376A priority patent/TWI494973B/en
Priority to KR1020137023522A priority patent/KR101552412B1/en
Priority to CN2012800121005A priority patent/CN103415915A/en
Priority to PCT/US2012/041779 priority patent/WO2013015894A2/en
Priority to JP2014510553A priority patent/JP5842057B2/en
Assigned to WHITE OAK GLOBAL ADVISORS, LLC, AS COLLATERAL AGENT reassignment WHITE OAK GLOBAL ADVISORS, LLC, AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: BRIDGELUX, INC.
Publication of US20130026480A1 publication Critical patent/US20130026480A1/en
Assigned to BRIDGELUX, INC. reassignment BRIDGELUX, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WHITE OAK GLOBAL ADVISORS, LLC, AS COLLATERAL AGENT
Assigned to TOSHIBA TECHNO CENTER INC. reassignment TOSHIBA TECHNO CENTER INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BRIDGELUX, INC.
Priority to US14/325,195 priority patent/US9617656B2/en
Assigned to MANUTIUS IP, INC. reassignment MANUTIUS IP, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TOSHIBA TECHNO CENTER INC.
Priority to JP2015148097A priority patent/JP2016020299A/en
Assigned to TOSHIBA CORPORATION reassignment TOSHIBA CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MANUTIUS IP, INC.
Priority to US15/466,452 priority patent/US10174439B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/12Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a stress relaxation structure, e.g. buffer layer
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/18Epitaxial-layer growth characterised by the substrate
    • C30B25/183Epitaxial-layer growth characterised by the substrate being provided with a buffer layer, e.g. a lattice matching layer
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/10Heating of the reaction chamber or the substrate
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/14Feed and outlet means for the gases; Modifying the flow of the reactive gases
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/18Epitaxial-layer growth characterised by the substrate
    • C30B25/186Epitaxial-layer growth characterised by the substrate being specially pre-treated by, e.g. chemical or physical means
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/40AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
    • C30B29/403AIII-nitrides
    • C30B29/406Gallium nitride
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • H01L21/02458Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02502Layer structure consisting of two layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0062Processes for devices with an active region comprising only III-V compounds
    • H01L33/0066Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0062Processes for devices with an active region comprising only III-V compounds
    • H01L33/0075Processes for devices with an active region comprising only III-V compounds comprising nitride compounds

Definitions

  • the present invention relates generally to methods of growing gallium nitride on silicon.
  • Thin films of Group III nitride such as gallium nitride (GaN) are used in the production of efficient optoelectronic light emitters.
  • GaN gallium nitride
  • Growing the epitaxial layers of GaN on silicon as opposed to on sapphire offers considerable cost savings because of the economies of scale from the large production of silicon for the semiconductor industry.
  • a large amount of equipment for the production of crystalline silicon has already been depreciated. That equipment can now be used in the production of light emitting diodes (LEDs).
  • LEDs light emitting diodes
  • GaN is not well suited for epitaxial growth directly on a silicon substrate. GaN epilayers often crack upon cooling to room temperature because even at growth temperatures above 1000° C. the lattice constant of GaN is much smaller than that of crystalline silicon. In addition, GaN has a much larger coefficient of thermal expansion than does silicon. So as the layers of GaN grown on silicon at high temperature cool to room temperature, the smaller lattice distance of the GaN crystals relative to the silicon crystals becomes even more pronounced. The GaN layers deposited directly on silicon are subjected to even more tensile stress as they cool and can even cause the underlying silicon substrate to bow.
  • buffer layers between the silicon substrate and the epitaxial GaN layers in order to compensate for the differing lattice constants and thermal expansion coefficients of GaN and silicon.
  • buffer layers of AlN, AlGaN and AlGaIN have been grown between the silicon substrate and the GaN layers.
  • a method is sought for growing buffer layers on a silicon substrate that allows high quality epitaxial GaN layers with fewer structural defects to be grown over the buffer layers.
  • a silicon wafer used in manufacturing crystalline gallium nitride (GaN) for light emitting diodes (LEDs) includes a silicon substrate, a buffer layer of aluminum nitride (AlN), a second buffer layer of aluminum gallium nitride (Al x Ga 1-x N), and an upper layer of GaN.
  • the silicon wafer has a diameter of at least 200 millimeters and an Si(111)1 ⁇ 1 surface (as opposed to a Si(111)7 ⁇ 7 reconstructed surface).
  • the AlN buffer layer overlies the Si(111) surface of the substrate and is between 205 to 250 nanometers thick.
  • the second buffer layer of aluminum gallium nitride is disposed between the buffer layer of aluminum nitride and the upper layer of gallium nitride.
  • the AlN buffer layer has a single polarity.
  • the silicon and AlN are oriented as AlN ⁇ 0001> ⁇ Si ⁇ 111>. No amount of metallic aluminum is disposed between the silicon substrate and the AlN buffer layer. In addition, no layer of SiN x is present between the silicon substrate and the AlN buffer layer.
  • a method of making an AlN buffer layer includes preflowing a first small amount of ammonia (NH 3 ) before flowing trimethylaluminum in order to form single polarity AlN.
  • the crystallinity of the AlN buffer layer is influenced by the quality of the initial nucleation layer of AlN and the nature of the atomic bonding between the AlN and the silicon(111) surface. Because of the ammonia preflow step, the initial nucleation layer of AlN begins to grow with only nitrogen atoms bonded to the silicon(111) surface over the entire surface of the silicon wafer.
  • a substrate of silicon Si is heated to a temperature above 950° C. in a reaction chamber of a metal-organic chemical vapor deposition (MOCVD) device.
  • hydrogen (H 2 ) is flowed through the chamber in an amount between 106 and 118 cubic centimeters of hydrogen per minute over each square centimeter of the surface of the silicon substrate.
  • the temperature in the chamber during the flowing of hydrogen is above 1100° C.
  • a first amount of ammonia is flowed through the reaction chamber while the hydrogen is still flowing through the chamber.
  • the first amount of ammonia is less than 0.01% by volume of the hydrogen flowing through the chamber.
  • the first amount of ammonia does not exceed 0.006 cubic centimeters per minute over each square centimeter of the surface of the silicon substrate.
  • the ammonia preflow step is performed for between thirty seconds to three minutes.
  • the temperature in the chamber during the ammonia preflow step is between 1000° C. and 1050° C.
  • trimethylaluminum Al 2 (CH 3 ) 5
  • hydrogen and first amount of ammonia are still flowing through the chamber.
  • the trimethyl-aluminum is flowed through the chamber for between ten to twenty minutes in an amount of about ninety micromoles per minute.
  • a subsequent amount of ammonia is flowed through the chamber while the trimethylaluminum is still flowing through the chamber.
  • the subsequent amount of ammonia is greater than 0.002% by volume of the hydrogen flowing through the chamber.
  • the subsequent amount of ammonia flowed through the chamber was just under 5% of the total amount of hydrogen, ammonia and trimethylaluminum.
  • FIG. 1 is a cross-sectional view showing the growth of a single crystal GaN film on buffer layers over a silicon substrate.
  • FIG. 2 is a flowchart of a method for growing an initial nucleation layer of AlN on a silicon substrate.
  • FIG. 3A shows a model of the crystal structure of silicon.
  • FIG. 3B is a diagram of the silicon atoms along an Si(111)1 ⁇ 1 surface of silicon.
  • FIG. 4 is a graph of gas flows of hydrogen, ammonia and trimethylaluminum through a reaction chamber during the method of FIG. 2 .
  • FIG. 5 shows a model of the crystal structure of wurtzite aluminum nitride.
  • FIG. 6 is a diagram of the crystal structure of the aluminum hexagons in the C-plane of AlN superimposed over the crystal structure of silicon along the Si(111)1 ⁇ 1 surface.
  • FIG. 7 is a diagram of the crystal structures of a silicon substrate and an AlN nucleation layer viewed perpendicular to the Si(111) surface.
  • FIG. 1 is a schematic diagram showing the growth of a single crystal GaN film 10 on buffer layers over a silicon substrate 11 .
  • a buffer layer of aluminum nitride (AlN) 12 is first grown on the silicon substrate 11 .
  • higher buffer of layers of aluminum gallium nitride (Al x Ga 1-x N) 13 are grown over the AlN layer 12 .
  • the GaN layer 10 is grown over the top layer of aluminum gallium nitride 13 .
  • the GaN layer includes several sublayers.
  • the buffer layer of AlN 12 is made up of a lower initial nucleation layer 14 and thicker upper layers 15 .
  • GaN nitride (GaN) layer 10 There are several reasons for first growing buffer layers on a silicon substrate before the gallium nitride (GaN) layer 10 is grown.
  • meltback etching of the silicon substrate 11 by gallium occurs if the gallium is allowed to react directly with the silicon substrate. The reaction between gallium and silicon results in poor crystal quality and morphology of the GaN layer 10 .
  • SiN x can be formed as GaN is deposited on silicon, which leads to a 3-dimensional growth of GaN crystals instead of a 2-dimensional growth over the entire surface of the silicon substrate before the GaN layer thickens. Three-dimensional crystal growth leads to lower quality GaN layer than does 2-dimensional crystal growth.
  • the lattice mismatch between GaN and crystalline silicon causes a large tensile strain on the GaN layer at the interface with the silicon.
  • the lattice mismatch at room temperature between GaN and the hexagonal surface orientation of silicon Si(111) is about 16.9%.
  • the in-plane thermal expansion coefficients of GaN on Si(111) vary widely (5.59 ⁇ 10 ⁇ 6 K ⁇ 1 for GaN and 2.6 ⁇ 10 ⁇ 6 K ⁇ 1 for Si). The difference in thermal expansion coefficients can result in cracking of the GaN layer upon cooling from the growth temperature to room temperature.
  • buffer layers are typically deposited between the silicon and the GaN.
  • a nucleation layer of AlN 12 can first be grown on the silicon substrate 11 , followed by the additional buffer layers 13 of aluminum gallium nitride (Al x Ga 1-x N).
  • AlN nucleation layer and the other buffer layers solve the four problems described above.
  • the AlN buffer layer 12 does not allow gallium to come into contact with the silicon substrate 11 .
  • GaN is not grown directly on the silicon substrate, so the formation of amorphous SiN x can be prevented on the surface of the silicon, which would otherwise degrade the crystal formation of the GaN.
  • the lattice mismatch between GaN and Si(111) is compensated by the smaller lattice constant of AlN that applies compressive stress to the GaN to counteract the tensile stress of GaN from the underlying Si(111).
  • the smaller lattice constant of AlN compensates for the greater proportionate shrinking of the GaN crystal compared to the silicon crystal as both cool from the growth temperature to room temperature.
  • the quality of the GaN layer and other epitaxial layers is also dependent on the quality of the AlN nucleation layer 12 . Consequently, simply growing a layer of AlN to solve the aforementioned four problems that result from growing GaN directly on silicon will not necessarily result in high-quality GaN.
  • the properties of the aluminum nitride nucleation layer 12 are critical in influencing the properties of the higher epitaxial layers.
  • the AlN layer 12 acts as a crystallographic template for the higher buffer layers and ultimately for the GaN layer 10 .
  • the properties of the AlN layer 12 are determined in large part by the conditions under which the growth of the AlN is initiated and by how the silicon substrate 11 is treated prior to growth of the AlN.
  • the method grows a single polarity buffer layer of AlN having a low dislocation density.
  • the subsequent buffer layers grown over the AlN buffer layer retain the high quality crystalline form and enable higher quality GaN and other epitaxial layers to be grown over the buffer layers.
  • FIG. 2 is a flowchart illustrating steps of a method 16 for growing a high-quality AlN nucleation layer on a silicon substrate.
  • a substrate of silicon (Si) is heated to a temperature above 950° C. in a chamber.
  • the substrate was heated to a temperature of 1140° C. in the reaction chamber of a metal-organic chemical vapor deposition (MOCVD) system (also called a metal-organic vapor phase epitaxy system).
  • MOCVD metal-organic chemical vapor deposition
  • the substrate was in the form of three 8-inch silicon wafers cut along the (111) plane. The three wafers were placed on a wafer receptacle having a diameter of 465 millimeters.
  • FIG. 3A is a diagram illustrating the crystal structure 23 of silicon.
  • the (111) plane along which the three silicon wafers are cleaved is the plane that intersects the silicon atoms A, C and F in FIG. 3A .
  • the silicon atoms A, F and 24 define the (010) plane, in which the silicon atoms form a square format.
  • the distance between silicon atoms at adjacent corners of the squares of the identical (100), (010) and (001) planes is 5.431 angstroms. There is a shorter distance, however, between adjacent silicon atoms of the hexagonal format of the (111) plane. For example, the distance between atoms A and B in the (111) plane is 3.840 angstroms.
  • FIG. 3B illustrates the atoms A-F of FIG. A in which the (111) plane coincides with the plane of the page.
  • the surface of the three silicon wafers after first step 17 has a Si(111)1 ⁇ 1 structure 25 as shown in FIG. 3B as opposed to the dimer-adatom-stacking (DAS) fault structure of the Si(111)7 ⁇ 7 reconstruction.
  • DAS dimer-adatom-stacking
  • the more-stable, faceted Si(111)7 ⁇ 7 surface structure breaks down to the regular Si(111)1 ⁇ 1 hexagonal structure 25 as the silicon substrates are heated above about 850° C.
  • step 18 hydrogen is flowed through the chamber in order to remove SiO 2 from the wafers and generally to clean the surface of the silicon substrate. Between 106 and 118 cubic centimeters of hydrogen per minute flow over each square centimeter of the surface of the substrate. In one aspect, 180-200 liters of hydrogen per minute was flowed through the chamber. The silicon substrate was baked in the hydrogen flow at 1140° C. for about fifteen minutes to remove the native oxide. Then, the temperature in the chamber was lowered to about 1020° C.
  • a first amount of ammonia (NH3) is flowed through the chamber while the hydrogen is still flowing through the chamber.
  • the first amount of ammonia is less than 0.01% of by volume of the hydrogen flowing through the chamber.
  • the first amount of ammonia is flowed through the chamber for between thirty seconds to three minutes. In one aspect, less than ten cubic centimeters of ammonia per minute was flowed over the 465-mm wafer receptacle. Thus, less than 0.00588 cubic centimeters per minute of ammonia flowed over each square centimeter of the surface of the silicon substrate.
  • the first amount of ammonia is insufficient to form a layer of SIN x over the surface of the silicon substrate.
  • the first amount of ammonia is, however, sufficient to form a small number of Si—N bonds on the Si(111)1 ⁇ 1 surface.
  • step 20 trimethylaluminum (Al 2 (CH 3 ) 6 ) is flowed through the chamber while the hydrogen is still flowing through the chamber.
  • the trimethylaluminum flows through the chamber in an amount of about ninety micromoles per minute. In one aspect, ninety micromoles per minute of trimethylaluminum flowed through the chamber for between ten to twenty minutes.
  • a subsequent amount of ammonia is flowed through the chamber while the trimethylaluminum is still flowing through the chamber.
  • the subsequent amount of ammonia is greater than 0.002% by volume of the hydrogen flowing through the chamber.
  • the subsequent amount of ammonia flowed through the chamber was just under 5% of the total amount of hydrogen, ammonia and trimethylaluminum.
  • an initial nucleation layer 14 of aluminum nitride (AlN) grew to a thickness of between 25-50 nanometers.
  • the crystallinity of the AlN buffer layer 12 is related to the quality of the initial nucleation layer 14 and the nature of the atomic bonding between the silicon(111) surface and the AlN. Because of the ammonia preflow in step 19 , the initial nucleation layer 14 begins to grow with only nitrogen atoms bonded to the silicon(111) surface over the entire surface of the 8-inch wafers.
  • a step 22 the flow of trimethylaluminum is increased to about 180 micromoles per minute, and the temperature in the chamber is increased to about 1120° C.
  • the buffer layer of AlN is grown an additional 180-200 nanometers to a total thickness of 205-250 nanometers under the increased flow of trimethylaluminum.
  • FIG. 4 is a graph that represents the flows of hydrogen, ammonia and trimethylaluminum through the reaction chamber during the cleaning, preflow, initial growth and thicker growth stages of the formation of the AlN buffer layer.
  • the additional 180-200 nanometers of AlN is grown in multiple stages of higher trimethylaluminum concentration as opposed to in one step.
  • the initial nucleation layer 14 of AlN first starts to form when the trimethylaluminum starts flowing through the chamber in step 20 and before the subsequent amount of ammonia is flowed through the chamber in step 21 . Consequently, a very small amount of nitrogen is present on the Si( 111 )1 ⁇ 1 surface of the silicon substrate 11 before the aluminum from the trimethylaluminum comes into contact with the substrate surface.
  • the first seed crystals of AlN are formed, the aluminum atoms form bonds to the nitrogen atoms that are present on the Si(111)1 ⁇ 1 surface as opposed to directly with silicon atoms on the substrate surface.
  • the nitrogen from the ammonia preflow step ensures that the polarity of the alternating layers of aluminum and nitrogen in the AlN crystals that are formed across the entire silicon wafer will have a nitrogen layer facing the silicon substrate and an aluminum layer on top.
  • FIG. 5 is a diagram illustrating the crystal structure 26 of wurtzite aluminum nitride (AlN).
  • AlN wurtzite aluminum nitride
  • the smaller spheres represent aluminum atoms 27
  • the larger spheres represent nitrogen atoms 28 .
  • the C-plane of the AlN crystal intersects all six aluminum atoms that form a hexagon on the top surface of the crystal.
  • the distance between adjacent aluminum atoms around the hexagon in the C-plane is 3.112 angstroms.
  • the distance between adjacent nitrogen atoms around the middle hexagon is therefore also 3.112 angstroms.
  • the hexagons of nitrogen and aluminum along the C-plane of AlN approximately match the hexagonal format of silicon atoms on the Si(111)1 ⁇ 1 surface of the silicon substrate.
  • FIG. 6 is a diagram of the crystal structure of the aluminum hexagons in the C-plane of AlN superimposed over the crystal structure of the silicon substrate on the Si(111)1 ⁇ 1 surface. Because the distance between atoms around the silicon hexagon is 3.840 angstroms and the distance between the atoms around the hexagons of AlN is 3.112 angstroms, the lattice distance of a silicon cell unit is 6.652 angstroms and the lattice distance of an AlN cell unit is 5.390 angstroms. Thus, there is a 23.4% lattice mismatch. However, the width of five AlN cell units (26.95 angstroms) approximately matches the width of four silicon cell units (26.61 angstroms), as illustrated in FIG. 6 . Every fifth AlN cell unit can bond well to every fourth silicon cell unit.
  • FIG. 7 is a diagram of the crystal structures of the silicon substrate and AlN viewed perpendicular to the Si(111)1 ⁇ 1 surface and the C-plane of AlN.
  • FIG. 7 illustrates how each fifth cell unit of the AlN crystal approximately matches each fourth cell unit on the Si(111)1 ⁇ 1 surface.
  • the regular mismatch between surface structures of AlN and silicon allows a crystal of AlN to be grown with a low dislocation density.
  • the dislocation density of the AlN buffer layer is considerably higher, however, if not all islands of AlN crystals that begin to form on the Si(111)1 ⁇ 1 surface have the same polarity. If some islands of AlN crystals form with nitrogen atoms bonded to the silicon while other islands of AlN crystals form with aluminum atoms bonded to the silicon, then discontinuities and stacking faults will form where the islands of crystals having opposite polarity grow together.
  • FIG. 7 shows that the initial nucleation layer of AlN formed using method 16 has only nitrogen atoms bonded to the Si(111)1 ⁇ 1 surface. Across the entire substrate wafer substantially only nitrogen atoms of the aluminum nitride are present in the bottom most plane of atoms of the aluminum nitride. Because the initial nucleation layer of AlN formed using method 16 has a single polarity, it was possible to grow a GaN layer above the nucleation layer that had a dislocation density of less that 2 ⁇ 10 9 cm ⁇ 2 .
  • Some prior methods of growing an AlN buffer layer begin by depositing a metallic Al layer on the surface of the silicon substrate before the AlN is grown in order to prevent the formation of amorphous SiN x .
  • the presence of aluminum atoms on surface of the silicon substrate probably causes at least some of the islands of AlN crystals to form with aluminum as the bottom most plane of atoms of the aluminum nitride.
  • these prior art methods do not prevent at least some nitrogen atoms from bonding to the silicon substrate (not necessarily as amorphous SiN x ), some islands of AlN crystals form with nitrogen as the bottom most plane of atoms of the aluminum nitride, and the resulting AlN layer has mixed polarity.
  • Method 16 allows a single polarity material to be grown.
  • method 16 can be used to manufacture a wafer of silicon substrate over which an AlN buffer layer, AlGaN layers and finally an upper GaN layer are grown.
  • the silicon substrate has an Si(111) surface, which converts from a 7 ⁇ 7 structure to a 1 ⁇ 1 structure when the silicon is heated above about 850° C.
  • the AlN buffer layer is a means for compensating for the lattice mismatch between the GaN and the Si(111) surface of the silicon substrate so as to enable the upper GaN layer to grow under reduced stress.
  • the AlGaN on top of the AlN buffer layer is a better lattice match for GaN than in silicon.
  • the silicon substrate is a wafer with a diameter of at least 200 millimeters, such as an 8-inch wafer.
  • the AlN buffer layer overlies the Si(111) surface of the substrate and is oriented as AlN ⁇ 0001> ⁇ Si ⁇ 111>.
  • the upper layer of GaN is grown on the AlGaN layers over the AlN buffer layer. Across the entire wafer substantially no aluminum atoms of the aluminum nitride are present in a bottom most plane of atoms of the aluminum nitride, and across the entire wafer substantially only nitrogen atoms of the aluminum nitride are present in the bottom most plane of atoms of the aluminum nitride. Thus, across the entire wafer substantially only nitrogen atoms of the AlN buffer layer form bonds to the Si(111) surface. There is neither metallic aluminum nor any layer of SiN x present between the silicon substrate and the AlN buffer layer.

Abstract

A silicon wafer used in manufacturing crystalline GaN for light emitting diodes (LEDs) includes a silicon substrate, a buffer layer of aluminum nitride (AlN) and an upper layer of GaN. The silicon wafer has a diameter of at least 200 millimeters and an Si(111)1×1 surface. The AlN buffer layer overlies the Si(111) surface. The GaN upper layer is disposed above the buffer layer. Across the entire wafer substantially no aluminum atoms of the AlN are present in a bottom most plane of atoms of the AlN, and across the entire wafer substantially only nitrogen atoms of the AlN are present in the bottom most plane of atoms of the AlN. A method of making the AlN buffer layer includes preflowing a first amount of ammonia equaling less than 0.01% by volume of hydrogen flowing through a chamber before flowing trimethylaluminum and then a subsequent amount of ammonia through the chamber.

Description

    TECHNICAL FIELD
  • The present invention relates generally to methods of growing gallium nitride on silicon.
  • BACKGROUND INFORMATION
  • Thin films of Group III nitride, such as gallium nitride (GaN), are used in the production of efficient optoelectronic light emitters. Conventionally, GaN has been grown directly on sapphire substrates (Al2O3). The GaN is grown in thin layers as opposed to in a single three-dimensional growth mode in order to achieve a high quality crystalline structure of the epitaxial growth. Growing the epitaxial layers of GaN on silicon as opposed to on sapphire offers considerable cost savings because of the economies of scale from the large production of silicon for the semiconductor industry. A large amount of equipment for the production of crystalline silicon has already been depreciated. That equipment can now be used in the production of light emitting diodes (LEDs).
  • Current attempts to grow high quality epitaxial layers of GaN on silicon substrates, however, have not been entirely successful. Because of the great difference between the lattice constants and thermal expansion coefficients of GaN and silicon, GaN is not well suited for epitaxial growth directly on a silicon substrate. GaN epilayers often crack upon cooling to room temperature because even at growth temperatures above 1000° C. the lattice constant of GaN is much smaller than that of crystalline silicon. In addition, GaN has a much larger coefficient of thermal expansion than does silicon. So as the layers of GaN grown on silicon at high temperature cool to room temperature, the smaller lattice distance of the GaN crystals relative to the silicon crystals becomes even more pronounced. The GaN layers deposited directly on silicon are subjected to even more tensile stress as they cool and can even cause the underlying silicon substrate to bow.
  • Consequently, attempts have been made to grow buffer layers between the silicon substrate and the epitaxial GaN layers in order to compensate for the differing lattice constants and thermal expansion coefficients of GaN and silicon. For example, buffer layers of AlN, AlGaN and AlGaIN have been grown between the silicon substrate and the GaN layers.
  • The quality of the epitaxial GaN layers, however, that can be grown over existing buffer layers has been poor. Current methods of forming buffer layers of AlN and AlGaN have resulted in epitaxial growth of GaN layers that contain structural defects such as discontinuities, dislocations and faults. These defects degrade the morphology and optical properties of the GaN layers, rendering the GaN layers unsuitable for use in high quality LEDs.
  • A method is sought for growing buffer layers on a silicon substrate that allows high quality epitaxial GaN layers with fewer structural defects to be grown over the buffer layers.
  • SUMMARY
  • A silicon wafer used in manufacturing crystalline gallium nitride (GaN) for light emitting diodes (LEDs) includes a silicon substrate, a buffer layer of aluminum nitride (AlN), a second buffer layer of aluminum gallium nitride (AlxGa1-xN), and an upper layer of GaN. The silicon wafer has a diameter of at least 200 millimeters and an Si(111)1×1 surface (as opposed to a Si(111)7×7 reconstructed surface). The AlN buffer layer overlies the Si(111) surface of the substrate and is between 205 to 250 nanometers thick. The second buffer layer of aluminum gallium nitride is disposed between the buffer layer of aluminum nitride and the upper layer of gallium nitride.
  • Across the entire wafer substantially no aluminum atoms of the AlN are present in a bottom most plane of atoms of the AlN buffer layer, and across the entire wafer substantially only nitrogen atoms of the AlN buffer layer are present in the bottom most plane of atoms of the AlN. Thus, the AlN buffer layer has a single polarity. The silicon and AlN are oriented as AlN<0001>∥Si<111>. No amount of metallic aluminum is disposed between the silicon substrate and the AlN buffer layer. In addition, no layer of SiNx is present between the silicon substrate and the AlN buffer layer.
  • A method of making an AlN buffer layer includes preflowing a first small amount of ammonia (NH3) before flowing trimethylaluminum in order to form single polarity AlN. The crystallinity of the AlN buffer layer is influenced by the quality of the initial nucleation layer of AlN and the nature of the atomic bonding between the AlN and the silicon(111) surface. Because of the ammonia preflow step, the initial nucleation layer of AlN begins to grow with only nitrogen atoms bonded to the silicon(111) surface over the entire surface of the silicon wafer.
  • In a first cleaning step, a substrate of silicon (Si) is heated to a temperature above 950° C. in a reaction chamber of a metal-organic chemical vapor deposition (MOCVD) device. Then hydrogen (H2) is flowed through the chamber in an amount between 106 and 118 cubic centimeters of hydrogen per minute over each square centimeter of the surface of the silicon substrate. In one aspect, the temperature in the chamber during the flowing of hydrogen is above 1100° C.
  • In the ammonia preflow step, a first amount of ammonia is flowed through the reaction chamber while the hydrogen is still flowing through the chamber. The first amount of ammonia is less than 0.01% by volume of the hydrogen flowing through the chamber. The first amount of ammonia does not exceed 0.006 cubic centimeters per minute over each square centimeter of the surface of the silicon substrate. The ammonia preflow step is performed for between thirty seconds to three minutes. The temperature in the chamber during the ammonia preflow step is between 1000° C. and 1050° C.
  • Then, trimethylaluminum (Al2(CH3)5) is flowed through the chamber while the hydrogen and first amount of ammonia are still flowing through the chamber. The trimethyl-aluminum is flowed through the chamber for between ten to twenty minutes in an amount of about ninety micromoles per minute.
  • Then a subsequent amount of ammonia is flowed through the chamber while the trimethylaluminum is still flowing through the chamber. The subsequent amount of ammonia is greater than 0.002% by volume of the hydrogen flowing through the chamber. In one aspect, the subsequent amount of ammonia flowed through the chamber was just under 5% of the total amount of hydrogen, ammonia and trimethylaluminum.
  • Further details and embodiments and techniques are described in the detailed description below. This summary does not purport to define the invention. The invention is defined by the claims.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The accompanying drawings, where like numerals indicate like components, illustrate embodiments of the invention.
  • FIG. 1 is a cross-sectional view showing the growth of a single crystal GaN film on buffer layers over a silicon substrate.
  • FIG. 2 is a flowchart of a method for growing an initial nucleation layer of AlN on a silicon substrate.
  • FIG. 3A shows a model of the crystal structure of silicon.
  • FIG. 3B is a diagram of the silicon atoms along an Si(111)1×1 surface of silicon.
  • FIG. 4 is a graph of gas flows of hydrogen, ammonia and trimethylaluminum through a reaction chamber during the method of FIG. 2.
  • FIG. 5 shows a model of the crystal structure of wurtzite aluminum nitride.
  • FIG. 6 is a diagram of the crystal structure of the aluminum hexagons in the C-plane of AlN superimposed over the crystal structure of silicon along the Si(111)1×1 surface.
  • FIG. 7 is a diagram of the crystal structures of a silicon substrate and an AlN nucleation layer viewed perpendicular to the Si(111) surface.
  • DETAILED DESCRIPTION
  • Reference will now be made in detail to some embodiments of the invention, examples of which are illustrated in the accompanying drawings.
  • FIG. 1 is a schematic diagram showing the growth of a single crystal GaN film 10 on buffer layers over a silicon substrate 11. A buffer layer of aluminum nitride (AlN) 12 is first grown on the silicon substrate 11. Then higher buffer of layers of aluminum gallium nitride (AlxGa1-xN) 13 are grown over the AlN layer 12. Finally, the GaN layer 10 is grown over the top layer of aluminum gallium nitride 13. In some embodiments, the GaN layer includes several sublayers. The buffer layer of AlN 12 is made up of a lower initial nucleation layer 14 and thicker upper layers 15.
  • There are several reasons for first growing buffer layers on a silicon substrate before the gallium nitride (GaN) layer 10 is grown. First, meltback etching of the silicon substrate 11 by gallium occurs if the gallium is allowed to react directly with the silicon substrate. The reaction between gallium and silicon results in poor crystal quality and morphology of the GaN layer 10. Second, SiNx can be formed as GaN is deposited on silicon, which leads to a 3-dimensional growth of GaN crystals instead of a 2-dimensional growth over the entire surface of the silicon substrate before the GaN layer thickens. Three-dimensional crystal growth leads to lower quality GaN layer than does 2-dimensional crystal growth. Third, the lattice mismatch between GaN and crystalline silicon causes a large tensile strain on the GaN layer at the interface with the silicon. The lattice mismatch at room temperature between GaN and the hexagonal surface orientation of silicon Si(111) is about 16.9%. Fourth, the in-plane thermal expansion coefficients of GaN on Si(111) vary widely (5.59×10−6K−1 for GaN and 2.6×10−6K−1 for Si). The difference in thermal expansion coefficients can result in cracking of the GaN layer upon cooling from the growth temperature to room temperature.
  • To solve the problems caused by growing GaN directly on silicon, buffer layers are typically deposited between the silicon and the GaN. For example, a nucleation layer of AlN 12 can first be grown on the silicon substrate 11, followed by the additional buffer layers 13 of aluminum gallium nitride (AlxGa1-xN). The AlN nucleation layer and the other buffer layers solve the four problems described above. First, the AlN buffer layer 12 does not allow gallium to come into contact with the silicon substrate 11. Second, GaN is not grown directly on the silicon substrate, so the formation of amorphous SiNx can be prevented on the surface of the silicon, which would otherwise degrade the crystal formation of the GaN. Third, the lattice mismatch between GaN and Si(111) is compensated by the smaller lattice constant of AlN that applies compressive stress to the GaN to counteract the tensile stress of GaN from the underlying Si(111). Fourth, the smaller lattice constant of AlN compensates for the greater proportionate shrinking of the GaN crystal compared to the silicon crystal as both cool from the growth temperature to room temperature.
  • The quality of the GaN layer and other epitaxial layers, however, is also dependent on the quality of the AlN nucleation layer 12. Consequently, simply growing a layer of AlN to solve the aforementioned four problems that result from growing GaN directly on silicon will not necessarily result in high-quality GaN. The properties of the aluminum nitride nucleation layer 12, such as its dislocation density and surface morphology, are critical in influencing the properties of the higher epitaxial layers. The AlN layer 12 acts as a crystallographic template for the higher buffer layers and ultimately for the GaN layer 10. The properties of the AlN layer 12, in turn, are determined in large part by the conditions under which the growth of the AlN is initiated and by how the silicon substrate 11 is treated prior to growth of the AlN.
  • It would seem that growing an AlN layer that has a low dislocation density over Si(111) would be hindered by the 23.4% lattice mismatch between AlN and Si(111). The distance between silicon atoms in the (111) plane of a silicon crystal is 3.840 angstroms, whereas the distance between aluminum atoms or between nitrogen atoms in the C-plane of wurtzite AlN is 3.112 angstroms. Smooth interface morphology between AlN and Si(111) can be achieved, however, due to the lattice coincidence between the (111) plane of silicon and the C-plane of AlN which permits the relaxation of the crystal stress at regular intervals of misfit dislocation at the AlN/Si interface. Achieving the same type of misfit dislocations at regular intervals is critical to obtaining a smooth interface morphology.
  • A method is disclosed for beginning the growth of AlN that results in a smooth interface between AlN and Si(111). The method grows a single polarity buffer layer of AlN having a low dislocation density. The subsequent buffer layers grown over the AlN buffer layer retain the high quality crystalline form and enable higher quality GaN and other epitaxial layers to be grown over the buffer layers.
  • FIG. 2 is a flowchart illustrating steps of a method 16 for growing a high-quality AlN nucleation layer on a silicon substrate. In a first step 17, a substrate of silicon (Si) is heated to a temperature above 950° C. in a chamber. In one aspect, the substrate was heated to a temperature of 1140° C. in the reaction chamber of a metal-organic chemical vapor deposition (MOCVD) system (also called a metal-organic vapor phase epitaxy system). The substrate was in the form of three 8-inch silicon wafers cut along the (111) plane. The three wafers were placed on a wafer receptacle having a diameter of 465 millimeters.
  • FIG. 3A is a diagram illustrating the crystal structure 23 of silicon. The (111) plane along which the three silicon wafers are cleaved is the plane that intersects the silicon atoms A, C and F in FIG. 3A. The silicon atoms A, F and 24 define the (010) plane, in which the silicon atoms form a square format. The distance between silicon atoms at adjacent corners of the squares of the identical (100), (010) and (001) planes is 5.431 angstroms. There is a shorter distance, however, between adjacent silicon atoms of the hexagonal format of the (111) plane. For example, the distance between atoms A and B in the (111) plane is 3.840 angstroms. This shorter distance between atoms in the hexagonal format of Si(111) better matches the distance between nitrogen atoms in the hexagonal format along the C-plane of AlN. FIG. 3B illustrates the atoms A-F of FIG. A in which the (111) plane coincides with the plane of the page. The surface of the three silicon wafers after first step 17 has a Si(111)1×1 structure 25 as shown in FIG. 3B as opposed to the dimer-adatom-stacking (DAS) fault structure of the Si(111)7×7 reconstruction. The more-stable, faceted Si(111)7×7 surface structure breaks down to the regular Si(111)1×1 hexagonal structure 25 as the silicon substrates are heated above about 850° C.
  • In step 18, hydrogen is flowed through the chamber in order to remove SiO2 from the wafers and generally to clean the surface of the silicon substrate. Between 106 and 118 cubic centimeters of hydrogen per minute flow over each square centimeter of the surface of the substrate. In one aspect, 180-200 liters of hydrogen per minute was flowed through the chamber. The silicon substrate was baked in the hydrogen flow at 1140° C. for about fifteen minutes to remove the native oxide. Then, the temperature in the chamber was lowered to about 1020° C.
  • In step 19, a first amount of ammonia (NH3) is flowed through the chamber while the hydrogen is still flowing through the chamber. The first amount of ammonia is less than 0.01% of by volume of the hydrogen flowing through the chamber. The first amount of ammonia is flowed through the chamber for between thirty seconds to three minutes. In one aspect, less than ten cubic centimeters of ammonia per minute was flowed over the 465-mm wafer receptacle. Thus, less than 0.00588 cubic centimeters per minute of ammonia flowed over each square centimeter of the surface of the silicon substrate. At 1020° C., the first amount of ammonia is insufficient to form a layer of SINx over the surface of the silicon substrate. The first amount of ammonia is, however, sufficient to form a small number of Si—N bonds on the Si(111)1×1 surface.
  • In step 20, trimethylaluminum (Al2(CH3)6) is flowed through the chamber while the hydrogen is still flowing through the chamber. The trimethylaluminum flows through the chamber in an amount of about ninety micromoles per minute. In one aspect, ninety micromoles per minute of trimethylaluminum flowed through the chamber for between ten to twenty minutes.
  • In step 21, a subsequent amount of ammonia is flowed through the chamber while the trimethylaluminum is still flowing through the chamber. The subsequent amount of ammonia is greater than 0.002% by volume of the hydrogen flowing through the chamber. In one aspect, the subsequent amount of ammonia flowed through the chamber was just under 5% of the total amount of hydrogen, ammonia and trimethylaluminum. When the subsequent amount of ammonia was flowed through the chamber at just under 5% of the total flow for about fifteen minutes, an initial nucleation layer 14 of aluminum nitride (AlN) grew to a thickness of between 25-50 nanometers. The crystallinity of the AlN buffer layer 12 is related to the quality of the initial nucleation layer 14 and the nature of the atomic bonding between the silicon(111) surface and the AlN. Because of the ammonia preflow in step 19, the initial nucleation layer 14 begins to grow with only nitrogen atoms bonded to the silicon(111) surface over the entire surface of the 8-inch wafers.
  • In a step 22, the flow of trimethylaluminum is increased to about 180 micromoles per minute, and the temperature in the chamber is increased to about 1120° C. The buffer layer of AlN is grown an additional 180-200 nanometers to a total thickness of 205-250 nanometers under the increased flow of trimethylaluminum.
  • FIG. 4 is a graph that represents the flows of hydrogen, ammonia and trimethylaluminum through the reaction chamber during the cleaning, preflow, initial growth and thicker growth stages of the formation of the AlN buffer layer. In other embodiments, the additional 180-200 nanometers of AlN is grown in multiple stages of higher trimethylaluminum concentration as opposed to in one step.
  • The initial nucleation layer 14 of AlN first starts to form when the trimethylaluminum starts flowing through the chamber in step 20 and before the subsequent amount of ammonia is flowed through the chamber in step 21. Consequently, a very small amount of nitrogen is present on the Si(111)1×1 surface of the silicon substrate 11 before the aluminum from the trimethylaluminum comes into contact with the substrate surface. As the first seed crystals of AlN are formed, the aluminum atoms form bonds to the nitrogen atoms that are present on the Si(111)1×1 surface as opposed to directly with silicon atoms on the substrate surface. The nitrogen from the ammonia preflow step ensures that the polarity of the alternating layers of aluminum and nitrogen in the AlN crystals that are formed across the entire silicon wafer will have a nitrogen layer facing the silicon substrate and an aluminum layer on top.
  • FIG. 5 is a diagram illustrating the crystal structure 26 of wurtzite aluminum nitride (AlN). The smaller spheres represent aluminum atoms 27, and the larger spheres represent nitrogen atoms 28. The C-plane of the AlN crystal intersects all six aluminum atoms that form a hexagon on the top surface of the crystal. The distance between adjacent aluminum atoms around the hexagon in the C-plane is 3.112 angstroms. The distance between adjacent nitrogen atoms around the middle hexagon is therefore also 3.112 angstroms. The hexagons of nitrogen and aluminum along the C-plane of AlN approximately match the hexagonal format of silicon atoms on the Si(111)1×1 surface of the silicon substrate.
  • FIG. 6 is a diagram of the crystal structure of the aluminum hexagons in the C-plane of AlN superimposed over the crystal structure of the silicon substrate on the Si(111)1×1 surface. Because the distance between atoms around the silicon hexagon is 3.840 angstroms and the distance between the atoms around the hexagons of AlN is 3.112 angstroms, the lattice distance of a silicon cell unit is 6.652 angstroms and the lattice distance of an AlN cell unit is 5.390 angstroms. Thus, there is a 23.4% lattice mismatch. However, the width of five AlN cell units (26.95 angstroms) approximately matches the width of four silicon cell units (26.61 angstroms), as illustrated in FIG. 6. Every fifth AlN cell unit can bond well to every fourth silicon cell unit.
  • FIG. 7 is a diagram of the crystal structures of the silicon substrate and AlN viewed perpendicular to the Si(111)1×1 surface and the C-plane of AlN. FIG. 7 illustrates how each fifth cell unit of the AlN crystal approximately matches each fourth cell unit on the Si(111)1×1 surface. The regular mismatch between surface structures of AlN and silicon allows a crystal of AlN to be grown with a low dislocation density.
  • The dislocation density of the AlN buffer layer is considerably higher, however, if not all islands of AlN crystals that begin to form on the Si(111)1×1 surface have the same polarity. If some islands of AlN crystals form with nitrogen atoms bonded to the silicon while other islands of AlN crystals form with aluminum atoms bonded to the silicon, then discontinuities and stacking faults will form where the islands of crystals having opposite polarity grow together. FIG. 7 shows that the initial nucleation layer of AlN formed using method 16 has only nitrogen atoms bonded to the Si(111)1×1 surface. Across the entire substrate wafer substantially only nitrogen atoms of the aluminum nitride are present in the bottom most plane of atoms of the aluminum nitride. Because the initial nucleation layer of AlN formed using method 16 has a single polarity, it was possible to grow a GaN layer above the nucleation layer that had a dislocation density of less that 2×109 cm−2.
  • Some prior methods of growing an AlN buffer layer begin by depositing a metallic Al layer on the surface of the silicon substrate before the AlN is grown in order to prevent the formation of amorphous SiNx. The presence of aluminum atoms on surface of the silicon substrate probably causes at least some of the islands of AlN crystals to form with aluminum as the bottom most plane of atoms of the aluminum nitride. Because these prior art methods do not prevent at least some nitrogen atoms from bonding to the silicon substrate (not necessarily as amorphous SiNx), some islands of AlN crystals form with nitrogen as the bottom most plane of atoms of the aluminum nitride, and the resulting AlN layer has mixed polarity. Method 16, on the other hand, allows a single polarity material to be grown.
  • Thus, method 16 can be used to manufacture a wafer of silicon substrate over which an AlN buffer layer, AlGaN layers and finally an upper GaN layer are grown. The silicon substrate has an Si(111) surface, which converts from a 7×7 structure to a 1×1 structure when the silicon is heated above about 850° C. The AlN buffer layer is a means for compensating for the lattice mismatch between the GaN and the Si(111) surface of the silicon substrate so as to enable the upper GaN layer to grow under reduced stress. The AlGaN on top of the AlN buffer layer is a better lattice match for GaN than in silicon. The silicon substrate is a wafer with a diameter of at least 200 millimeters, such as an 8-inch wafer. The AlN buffer layer overlies the Si(111) surface of the substrate and is oriented as AlN<0001>∥Si<111>. The upper layer of GaN is grown on the AlGaN layers over the AlN buffer layer. Across the entire wafer substantially no aluminum atoms of the aluminum nitride are present in a bottom most plane of atoms of the aluminum nitride, and across the entire wafer substantially only nitrogen atoms of the aluminum nitride are present in the bottom most plane of atoms of the aluminum nitride. Thus, across the entire wafer substantially only nitrogen atoms of the AlN buffer layer form bonds to the Si(111) surface. There is neither metallic aluminum nor any layer of SiNx present between the silicon substrate and the AlN buffer layer.
  • Although certain specific embodiments are described above for instructional purposes, the teachings of this patent document have general applicability and are not limited to the specific embodiments described above. Accordingly, various modifications, adaptations, and combinations of various features of the described embodiments can be practiced without departing from the scope of the invention as set forth in the claims.

Claims (20)

1. An apparatus comprising:
a substrate of silicon (Si), wherein the substrate is a wafer with a diameter of at least 200 millimeters, and wherein the substrate has an Si(111) surface;
a buffer layer of aluminum nitride (AlN) overlying the Si(111) surface of the substrate; and
an upper layer of gallium nitride (GaN) above the buffer layer, wherein across the entire wafer substantially no aluminum atoms of the aluminum nitride are present in a bottom most plane of atoms of the aluminum nitride, and wherein across the entire wafer substantially only nitrogen atoms of the aluminum nitride are present in the bottom most plane of atoms of the aluminum nitride.
2. The apparatus of claim 1, wherein no layer of SiNx is present between the substrate and the buffer layer.
3. The apparatus of claim 1, wherein the Si(111) surface has a Si(111)1×1 structure and not a Si(111)7×7 structure.
4. The apparatus of claim 1, wherein the silicon and aluminum nitride are oriented as AlN<0001>∥Si<111>.
5. The apparatus of claim 1, wherein no amount of metallic aluminum is disposed between the substrate and the buffer layer.
6. The apparatus of claim 1, further comprising:
a second buffer layer comprising aluminum gallium nitride (AlxGa1-xN), wherein the second buffer layer of aluminum gallium nitride is disposed between the buffer layer of aluminum nitride and the upper layer of gallium nitride.
7. The apparatus of claim 1, wherein the buffer layer of aluminum nitride (AlN) is between 205 to 250 nanometers thick.
8. A method comprising:
(a) heating a substrate of silicon (Si) to a temperature above 950° C. in a chamber;
(b) flowing hydrogen (H2) through the chamber;
(c) flowing a first amount of ammonia (NH3) through the chamber while the hydrogen is still flowing through the chamber, wherein the first amount of ammonia is less than 0.01% by volume of the hydrogen flowing through the chamber;
(d) flowing trimethylaluminum (Al2(CH3)6) through the chamber while the hydrogen is still flowing through the chamber; and
(e) flowing a subsequent amount of ammonia through the chamber while the trimethylaluminum is still flowing through the chamber, wherein the subsequent amount of ammonia is greater than 0.002% by volume of the hydrogen flowing through the chamber.
9. The method of claim 8, wherein the flowing the first amount of ammonia through the chamber is performed for between thirty seconds to three minutes.
10. The method of claim 8, wherein the substrate is a wafer having a surface, and wherein the first amount of ammonia does not exceed 0.006 cubic centimeters per minute over each square centimeter of the surface of the substrate.
11. The method of claim 8, wherein the substrate is a wafer having a surface, and wherein the flowing the hydrogen through the chamber is performed by flowing between 106 and 118 cubic centimeters of hydrogen per minute over each square centimeter of the surface of the substrate.
12. The method of claim 8, wherein the flowing the trimethylaluminum through the chamber is performed for between ten to twenty minutes.
13. The method of claim 8, wherein trimethylaluminum flows through the chamber in an amount of about ninety micromoles per minute.
14. The method of claim 8, wherein the temperature in the chamber during the flowing of hydrogen in (b) is above 1100° C., and wherein the temperature in the chamber during the flowing of the first amount of ammonia in (c) is between 1000° C. and 1050° C.
15. An apparatus comprising:
a substrate of silicon (Si), wherein the substrate is a wafer with a diameter greater than six inches, and wherein the substrate has an Si(111) surface;
an upper layer of gallium nitride (GaN) above the substrate, wherein there is a lattice mismatch between the Si(111) surface and the upper layer of gallium nitride; and
means for compensating for the lattice mismatch so as to enable the upper layer of gallium nitride to grow under reduced stress, wherein the means includes nitrogen atoms, and wherein across the entire wafer substantially only nitrogen atoms of the means form bonds to the Si(111) surface.
16. The apparatus of claim 15, wherein no layer of another substance is present between the substrate and the means.
17. The apparatus of claim 15, wherein the Si(111) surface has a Si(111)1×1 structure and not a Si(111)7×7 structure.
18. The apparatus of claim 15, further comprising:
a buffer layer comprising aluminum gallium nitride (AlxGa1-xN), wherein the buffer layer of aluminum gallium nitride is disposed between the means and the upper layer of gallium nitride.
19. The apparatus of claim 15, wherein the means is a layer that is between 180 to 200 nanometers thick.
20. The apparatus of claim 15, wherein the means is a single polarity material.
US13/190,420 2011-07-25 2011-07-25 Nucleation of Aluminum Nitride on a Silicon Substrate Using an Ammonia Preflow Abandoned US20130026480A1 (en)

Priority Applications (9)

Application Number Priority Date Filing Date Title
US13/190,420 US20130026480A1 (en) 2011-07-25 2011-07-25 Nucleation of Aluminum Nitride on a Silicon Substrate Using an Ammonia Preflow
TW101120376A TWI494973B (en) 2011-07-25 2012-06-07 Nucleation of aluminum nitride on a silicon substrate using an ammonia preflow
JP2014510553A JP5842057B2 (en) 2011-07-25 2012-06-09 Manufacturing method of semiconductor device
PCT/US2012/041779 WO2013015894A2 (en) 2011-07-25 2012-06-09 Nucleation of aluminum nitride on a silicon substrate using an ammonia preflow
CN2012800121005A CN103415915A (en) 2011-07-25 2012-06-09 Nucleation of aluminum nitride on a silicon substrate using an ammonia preflow
KR1020137023522A KR101552412B1 (en) 2011-07-25 2012-06-09 Nucleation of aluminum nitride on a silicon substrate using an ammonia preflow
US14/325,195 US9617656B2 (en) 2011-07-25 2014-07-07 Nucleation of aluminum nitride on a silicon substrate using an ammonia preflow
JP2015148097A JP2016020299A (en) 2011-07-25 2015-07-27 Semiconductor device
US15/466,452 US10174439B2 (en) 2011-07-25 2017-03-22 Nucleation of aluminum nitride on a silicon substrate using an ammonia preflow

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/190,420 US20130026480A1 (en) 2011-07-25 2011-07-25 Nucleation of Aluminum Nitride on a Silicon Substrate Using an Ammonia Preflow

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/325,195 Division US9617656B2 (en) 2011-07-25 2014-07-07 Nucleation of aluminum nitride on a silicon substrate using an ammonia preflow

Publications (1)

Publication Number Publication Date
US20130026480A1 true US20130026480A1 (en) 2013-01-31

Family

ID=47596497

Family Applications (3)

Application Number Title Priority Date Filing Date
US13/190,420 Abandoned US20130026480A1 (en) 2011-07-25 2011-07-25 Nucleation of Aluminum Nitride on a Silicon Substrate Using an Ammonia Preflow
US14/325,195 Active 2031-09-07 US9617656B2 (en) 2011-07-25 2014-07-07 Nucleation of aluminum nitride on a silicon substrate using an ammonia preflow
US15/466,452 Active 2031-10-22 US10174439B2 (en) 2011-07-25 2017-03-22 Nucleation of aluminum nitride on a silicon substrate using an ammonia preflow

Family Applications After (2)

Application Number Title Priority Date Filing Date
US14/325,195 Active 2031-09-07 US9617656B2 (en) 2011-07-25 2014-07-07 Nucleation of aluminum nitride on a silicon substrate using an ammonia preflow
US15/466,452 Active 2031-10-22 US10174439B2 (en) 2011-07-25 2017-03-22 Nucleation of aluminum nitride on a silicon substrate using an ammonia preflow

Country Status (6)

Country Link
US (3) US20130026480A1 (en)
JP (2) JP5842057B2 (en)
KR (1) KR101552412B1 (en)
CN (1) CN103415915A (en)
TW (1) TWI494973B (en)
WO (1) WO2013015894A2 (en)

Cited By (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130175541A1 (en) * 2012-01-10 2013-07-11 Samsung Electronics Co., Ltd. Method of growing nitride semiconductor layer
CN103337570A (en) * 2013-06-07 2013-10-02 合肥彩虹蓝光科技有限公司 Method for improving uniformity and wavelength concentration degree inside 4-inch GaN-based epitaxy epitaxial wafer
US20130256682A1 (en) * 2012-03-27 2013-10-03 Fujitsu Limited Compound semiconductor device and method of manufacturing the same
US20140124804A1 (en) * 2012-11-02 2014-05-08 Kiseong Jeon Hetero-substrate, nitride-based semiconductor light emitting device, and method for manufacturing the same
US20140284637A1 (en) * 2013-03-22 2014-09-25 Kabushiki Kaisha Toshiba Semiconductor light emitting device and method for manufacturing same
US20150084058A1 (en) * 2012-03-19 2015-03-26 Koninklijke Philips N.V. Light emitting device grown on a silicon substrate
US20150170901A1 (en) * 2013-12-13 2015-06-18 University Of Maryland, College Park Methods of Fabricating Micro- and Nanostructure Arrays and Structures Formed Therefrom
US20160013303A1 (en) * 2012-10-09 2016-01-14 Kabushiki Kaisha Toshiba Semiconductor device
US9337381B2 (en) 2013-10-21 2016-05-10 Samsung Electronics Co., Ltd. Semiconductor buffer structure, semiconductor device including the semiconductor buffer structure, and method of manufacturing the semiconductor device using the semiconductor buffer structure
US20170069716A1 (en) * 2015-09-08 2017-03-09 M/A-Com Technology Solutions Holdings, Inc. Parasitic channel mitigation using aluminum nitride diffusion barrier regions
US9685587B2 (en) 2014-05-27 2017-06-20 The Silanna Group Pty Ltd Electronic devices comprising n-type and p-type superlattices
US9691938B2 (en) 2014-05-27 2017-06-27 The Silanna Group Pty Ltd Advanced electronic device structures using semiconductor structures and superlattices
US9871162B2 (en) 2014-04-25 2018-01-16 Samsung Electronics Co., Ltd. Method of growing nitride single crystal and method of manufacturing nitride semiconductor device
US20180057938A1 (en) * 2016-08-29 2018-03-01 Nuflare Technology, Inc. Vapor-phase growth method
US9917156B1 (en) 2016-09-02 2018-03-13 IQE, plc Nucleation layer for growth of III-nitride structures
US20180174823A1 (en) * 2016-12-15 2018-06-21 Samsung Electronics Co., Ltd. Manufacturing method of gallium nitride substrate
US10475956B2 (en) 2014-05-27 2019-11-12 Silanna UV Technologies Pte Ltd Optoelectronic device
US11038023B2 (en) 2018-07-19 2021-06-15 Macom Technology Solutions Holdings, Inc. III-nitride material semiconductor structures on conductive silicon substrates
US11322643B2 (en) 2014-05-27 2022-05-03 Silanna UV Technologies Pte Ltd Optoelectronic device
CN115287751A (en) * 2022-06-22 2022-11-04 西安电子科技大学 Low-radio-frequency-loss silicon-based GaN film based on AlPN nucleation layer and preparation method

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102099435B1 (en) * 2013-06-10 2020-04-09 엘지이노텍 주식회사 Semiconductor structure and method for manufacturing the same
JP6480244B2 (en) * 2015-04-10 2019-03-06 株式会社ニューフレアテクノロジー Vapor growth method
US9806183B2 (en) 2015-11-30 2017-10-31 Veeco Instruments, Inc. Stress control on thin silicon substrates
US10581398B2 (en) * 2016-03-11 2020-03-03 Akoustis, Inc. Method of manufacture for single crystal acoustic resonator devices using micro-vias
US11832521B2 (en) * 2017-10-16 2023-11-28 Akoustis, Inc. Methods of forming group III-nitride single crystal piezoelectric thin films using ordered deposition and stress neutral template layers
US11411169B2 (en) 2017-10-16 2022-08-09 Akoustis, Inc. Methods of forming group III piezoelectric thin films via removal of portions of first sputtered material
US11411168B2 (en) 2017-10-16 2022-08-09 Akoustis, Inc. Methods of forming group III piezoelectric thin films via sputtering
US11895920B2 (en) 2016-08-15 2024-02-06 Akoustis, Inc. Methods of forming group III piezoelectric thin films via removal of portions of first sputtered material
WO2018089579A2 (en) * 2016-11-10 2018-05-17 The Goverment of the United States of America, as represented by the Secretary of the Navy Scandium-containing iii-n etch-stop layers for selective etching of iii-nitrides and related materials
JP6760556B2 (en) * 2016-11-30 2020-09-23 住友電工デバイス・イノベーション株式会社 Manufacturing method of semiconductor substrate
JP2018101701A (en) * 2016-12-20 2018-06-28 住友電工デバイス・イノベーション株式会社 Semiconductor substrate and method of manufacturing the same
WO2019023170A1 (en) * 2017-07-26 2019-01-31 The Penn State Research Foundation Crystalline films from crystalline silicon seed layer prepared by aluminum-induced crystallization
US11856858B2 (en) 2017-10-16 2023-12-26 Akoustis, Inc. Methods of forming doped crystalline piezoelectric thin films via MOCVD and related doped crystalline piezoelectric thin films
EP3720920B1 (en) 2017-12-08 2024-01-24 Baker Hughes Holdings LLC Ionic liquid based well asphaltene inhibitors and methods of using the same
EA202091413A1 (en) 2018-07-11 2020-09-24 Бейкер Хьюз Холдингз Ллк WELL ASPHALTEN INHIBITORS BASED ON IONIC LIQUID AND METHODS OF THEIR APPLICATION
JP2023503221A (en) 2019-12-12 2023-01-27 ジョンソン マッセイ ハイドロジェン テクノロジーズ リミテッド electrocatalyst ink
US11618968B2 (en) 2020-02-07 2023-04-04 Akoustis, Inc. Apparatus including horizontal flow reactor with a central injector column having separate conduits for low-vapor pressure metalorganic precursors and other precursors for formation of piezoelectric layers on wafers
GB202005922D0 (en) 2020-04-23 2020-06-10 Johnson Matthey Fuel Cells Ltd Electrocatalyst layer decal
CN114725254B (en) * 2022-06-09 2022-09-02 江西兆驰半导体有限公司 Light emitting diode epitaxial wafer and preparation method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6391748B1 (en) * 2000-10-03 2002-05-21 Texas Tech University Method of epitaxial growth of high quality nitride layers on silicon substrates
US7687827B2 (en) * 2004-07-07 2010-03-30 Nitronex Corporation III-nitride materials including low dislocation densities and methods associated with the same

Family Cites Families (119)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4511816A (en) * 1982-03-11 1985-04-16 Nobuo Mikoshiba Surface acoustic wave device using an elastic substrate and an aluminum nitride piezoelectric film
JP3100644B2 (en) 1991-02-22 2000-10-16 株式会社東芝 Semiconductor light emitting device and method of manufacturing the same
US5306662A (en) 1991-11-08 1994-04-26 Nichia Chemical Industries, Ltd. Method of manufacturing P-type compound semiconductor
JP2917742B2 (en) 1992-07-07 1999-07-12 日亜化学工業株式会社 Gallium nitride based compound semiconductor light emitting device and method of manufacturing the same
EP1313153A3 (en) 1992-07-23 2005-05-04 Toyoda Gosei Co., Ltd. Light-emitting device of gallium nitride compound semiconductor
JP2681733B2 (en) 1992-10-29 1997-11-26 豊田合成株式会社 Nitrogen-3 group element compound semiconductor light emitting device
JP2626431B2 (en) 1992-10-29 1997-07-02 豊田合成株式会社 Nitrogen-3 group element compound semiconductor light emitting device
US5578839A (en) 1992-11-20 1996-11-26 Nichia Chemical Industries, Ltd. Light-emitting gallium nitride-based compound semiconductor device
JP2827794B2 (en) 1993-02-05 1998-11-25 日亜化学工業株式会社 Method for growing p-type gallium nitride
JP2778405B2 (en) 1993-03-12 1998-07-23 日亜化学工業株式会社 Gallium nitride based compound semiconductor light emitting device
US5432808A (en) 1993-03-15 1995-07-11 Kabushiki Kaisha Toshiba Compound semicondutor light-emitting device
JP2803741B2 (en) 1993-03-19 1998-09-24 日亜化学工業株式会社 Gallium nitride based compound semiconductor electrode forming method
EP1450415A3 (en) 1993-04-28 2005-05-04 Nichia Corporation Gallium nitride-based III-V group compound semiconductor device
JP2785254B2 (en) 1993-06-28 1998-08-13 日亜化学工業株式会社 Gallium nitride based compound semiconductor light emitting device
US6005258A (en) 1994-03-22 1999-12-21 Toyoda Gosei Co., Ltd. Light-emitting semiconductor device using group III Nitrogen compound having emission layer doped with donor and acceptor impurities
JP2956489B2 (en) 1994-06-24 1999-10-04 日亜化学工業株式会社 Crystal growth method of gallium nitride based compound semiconductor
US5974069A (en) * 1994-09-16 1999-10-26 Rohm Co., Ltd Semiconductor laser and manufacturing method thereof
JP2666237B2 (en) 1994-09-20 1997-10-22 豊田合成株式会社 Group III nitride semiconductor light emitting device
JP3646649B2 (en) 1994-09-22 2005-05-11 日亜化学工業株式会社 Gallium nitride compound semiconductor light emitting device
JP3548442B2 (en) 1994-09-22 2004-07-28 日亜化学工業株式会社 Gallium nitride based compound semiconductor light emitting device
US5777350A (en) 1994-12-02 1998-07-07 Nichia Chemical Industries, Ltd. Nitride semiconductor light-emitting device
JP2735057B2 (en) 1994-12-22 1998-04-02 日亜化学工業株式会社 Nitride semiconductor light emitting device
EP0730044B1 (en) 1995-03-01 2001-06-20 Sumitomo Electric Industries, Limited Boron-aluminum nitride coating and method of producing same
JP3332127B2 (en) 1995-03-20 2002-10-07 株式会社東芝 Semiconductor element
JP2890396B2 (en) 1995-03-27 1999-05-10 日亜化学工業株式会社 Nitride semiconductor light emitting device
JP3890930B2 (en) 1995-03-29 2007-03-07 日亜化学工業株式会社 Nitride semiconductor light emitting device
JP3250438B2 (en) 1995-03-29 2002-01-28 日亜化学工業株式会社 Nitride semiconductor light emitting device
JP3511970B2 (en) 1995-06-15 2004-03-29 日亜化学工業株式会社 Nitride semiconductor light emitting device
JP3135041B2 (en) 1995-09-29 2001-02-13 日亜化学工業株式会社 Nitride semiconductor light emitting device
KR100267839B1 (en) 1995-11-06 2000-10-16 오가와 에이지 Nitride semiconductor device
JP3209096B2 (en) 1996-05-21 2001-09-17 豊田合成株式会社 Group III nitride compound semiconductor light emitting device
JP3780887B2 (en) 1996-09-08 2006-05-31 豊田合成株式会社 Semiconductor light emitting device and manufacturing method thereof
JP3304787B2 (en) 1996-09-08 2002-07-22 豊田合成株式会社 Semiconductor light emitting device and method of manufacturing the same
JP3344257B2 (en) 1997-01-17 2002-11-11 豊田合成株式会社 Gallium nitride based compound semiconductor and device manufacturing method
JP3374737B2 (en) 1997-01-09 2003-02-10 日亜化学工業株式会社 Nitride semiconductor device
JP3223832B2 (en) 1997-02-24 2001-10-29 日亜化学工業株式会社 Nitride semiconductor device and semiconductor laser diode
JP3506874B2 (en) 1997-03-24 2004-03-15 豊田合成株式会社 Nitrogen-3 group element compound semiconductor light emitting device
JP3795624B2 (en) 1997-03-31 2006-07-12 豊田合成株式会社 Nitrogen-3 group element compound semiconductor light emitting device
JP3654738B2 (en) 1997-04-07 2005-06-02 豊田合成株式会社 Group 3 nitride semiconductor light emitting device
JPH114020A (en) 1997-04-15 1999-01-06 Toshiba Corp Semiconductor light-emitting element, manufacture thereof and semiconductor light-emitting device
JP3314666B2 (en) 1997-06-09 2002-08-12 日亜化学工業株式会社 Nitride semiconductor device
JP3505357B2 (en) 1997-07-16 2004-03-08 株式会社東芝 Gallium nitride based semiconductor device and method of manufacturing the same
JP3822318B2 (en) 1997-07-17 2006-09-20 株式会社東芝 Semiconductor light emitting device and manufacturing method thereof
JP4118371B2 (en) 1997-12-15 2008-07-16 フィリップス ルミレッズ ライティング カンパニー リミテッド ライアビリティ カンパニー Nitride semiconductor light emitting device having silver as electrode, method for manufacturing the same, and semiconductor optoelectronic device
JP4118370B2 (en) 1997-12-15 2008-07-16 フィリップス ルミレッズ ライティング カンパニー リミテッド ライアビリティ カンパニー Nitride semiconductor light-emitting device having reflective p-electrode, method for manufacturing the same, and semiconductor optoelectronic device
EP1928034A3 (en) 1997-12-15 2008-06-18 Philips Lumileds Lighting Company LLC Light emitting device
KR100611352B1 (en) 1998-03-12 2006-09-27 니치아 카가쿠 고교 가부시키가이샤 Nitride semiconductor device
JP3622562B2 (en) 1998-03-12 2005-02-23 日亜化学工業株式会社 Nitride semiconductor light emitting diode
JP4629178B2 (en) 1998-10-06 2011-02-09 日亜化学工業株式会社 Nitride semiconductor device
JP3063756B1 (en) 1998-10-06 2000-07-12 日亜化学工業株式会社 Nitride semiconductor device
JP3063757B1 (en) 1998-11-17 2000-07-12 日亜化学工業株式会社 Nitride semiconductor device
JP3424629B2 (en) 1998-12-08 2003-07-07 日亜化学工業株式会社 Nitride semiconductor device
JP3427265B2 (en) 1998-12-08 2003-07-14 日亜化学工業株式会社 Nitride semiconductor device
US20010042866A1 (en) 1999-02-05 2001-11-22 Carrie Carter Coman Inxalygazn optical emitters fabricated via substrate removal
JP2000277441A (en) 1999-03-26 2000-10-06 Nagoya Kogyo Univ Semiconductor structure, semiconductor element comprising the same and crystal growth method
US6838705B1 (en) 1999-03-29 2005-01-04 Nichia Corporation Nitride semiconductor device
JP3551101B2 (en) 1999-03-29 2004-08-04 日亜化学工業株式会社 Nitride semiconductor device
JP3748011B2 (en) 1999-06-11 2006-02-22 東芝セラミックス株式会社 Si wafer for GaN semiconductor crystal growth, wafer for GaN light emitting device using the same, and manufacturing method thereof
DE19955747A1 (en) 1999-11-19 2001-05-23 Osram Opto Semiconductors Gmbh Optical semiconductor device with multiple quantum well structure, e.g. LED, has alternate well layers and barrier layers forming super-lattices
CA2393081C (en) 1999-12-03 2011-10-11 Cree Lighting Company Enhanced light extraction in leds through the use of internal and external optical elements
TWI292227B (en) 2000-05-26 2008-01-01 Osram Opto Semiconductors Gmbh Light-emitting-dioed-chip with a light-emitting-epitaxy-layer-series based on gan
US6586762B2 (en) 2000-07-07 2003-07-01 Nichia Corporation Nitride semiconductor device with improved lifetime and high output power
JP3786114B2 (en) 2000-11-21 2006-06-14 日亜化学工業株式会社 Nitride semiconductor device
US6649287B2 (en) 2000-12-14 2003-11-18 Nitronex Corporation Gallium nitride materials and methods
US6906352B2 (en) 2001-01-16 2005-06-14 Cree, Inc. Group III nitride LED with undoped cladding layer and multiple quantum well
US6630689B2 (en) 2001-05-09 2003-10-07 Lumileds Lighting, U.S. Llc Semiconductor LED flip-chip with high reflectivity dielectric coating on the mesa
US6958497B2 (en) 2001-05-30 2005-10-25 Cree, Inc. Group III nitride based light emitting diode structures with a quantum well and superlattice, group III nitride based quantum well structures and group III nitride based superlattice structures
US6488767B1 (en) 2001-06-08 2002-12-03 Advanced Technology Materials, Inc. High surface quality GaN wafer and method of fabricating same
KR100558890B1 (en) 2001-07-12 2006-03-14 니치아 카가쿠 고교 가부시키가이샤 Semiconductor device
EP1471583B1 (en) 2002-01-28 2009-10-07 Nichia Corporation Nitride semiconductor device having support substrate and its manufacturing method
JP4063548B2 (en) 2002-02-08 2008-03-19 日本碍子株式会社 Semiconductor light emitting device
KR101030068B1 (en) 2002-07-08 2011-04-19 니치아 카가쿠 고교 가부시키가이샤 Method of Manufacturing Nitride Semiconductor Device and Nitride Semiconductor Device
DE10245628A1 (en) 2002-09-30 2004-04-15 Osram Opto Semiconductors Gmbh Light-emitting semiconductor chip includes mirror layer with planar reflection surfaces inclined at acute angle with respect to main plane of beam production region
JP4267376B2 (en) 2003-06-04 2009-05-27 新日本製鐵株式会社 High strength PC steel wire with excellent delayed fracture characteristics and method for producing the same
JP2005159299A (en) 2003-10-30 2005-06-16 Sharp Corp Semiconductor light emitting element
US7026653B2 (en) 2004-01-27 2006-04-11 Lumileds Lighting, U.S., Llc Semiconductor light emitting devices including current spreading layers
US7115908B2 (en) 2004-01-30 2006-10-03 Philips Lumileds Lighting Company, Llc III-nitride light emitting device with reduced polarization fields
US7345297B2 (en) 2004-02-09 2008-03-18 Nichia Corporation Nitride semiconductor device
DE102005016592A1 (en) 2004-04-14 2005-11-24 Osram Opto Semiconductors Gmbh LED chip
US7791061B2 (en) 2004-05-18 2010-09-07 Cree, Inc. External extraction light emitting diode based upon crystallographic faceted surfaces
CN100369198C (en) * 2004-06-15 2008-02-13 中国科学院半导体研究所 Production of silicon-base III family nitride thin-membrane without crack from self-adaption flexible layer
US7795623B2 (en) 2004-06-30 2010-09-14 Cree, Inc. Light emitting devices having current reducing structures and methods of forming light emitting devices having current reducing structures
US20060002442A1 (en) 2004-06-30 2006-01-05 Kevin Haberern Light emitting devices having current blocking structures and methods of fabricating light emitting devices having current blocking structures
US7737459B2 (en) 2004-09-22 2010-06-15 Cree, Inc. High output group III nitride light emitting diodes
US7335920B2 (en) 2005-01-24 2008-02-26 Cree, Inc. LED with current confinement structure and surface roughening
SG145706A1 (en) * 2005-02-02 2008-09-29 Agency Science Tech & Res Method and structure for fabricating iii-v nitride layers on silicon substrates
CN1825539A (en) * 2005-02-22 2006-08-30 中国科学院半导体研究所 Method for growing non-crack III family nitride on silicon substrate
US7446345B2 (en) 2005-04-29 2008-11-04 Cree, Inc. Light emitting devices with active layers that extend into opened pits
KR100616686B1 (en) 2005-06-10 2006-08-28 삼성전기주식회사 Method for manufacturing nitride-based semiconductor device
US7547925B2 (en) 2005-11-14 2009-06-16 Palo Alto Research Center Incorporated Superlattice strain relief layer for semiconductor devices
US7338826B2 (en) * 2005-12-09 2008-03-04 The United States Of America As Represented By The Secretary Of The Navy Silicon nitride passivation with ammonia plasma pretreatment for improving reliability of AlGaN/GaN HEMTs
JP2007273946A (en) 2006-03-10 2007-10-18 Covalent Materials Corp Nitride semiconductor single crystal film
US7910945B2 (en) 2006-06-30 2011-03-22 Cree, Inc. Nickel tin bonding system with barrier layer for semiconductor wafers and devices
US7754514B2 (en) 2006-08-22 2010-07-13 Toyoda Gosei Co., Ltd. Method of making a light emitting element
JP2008078613A (en) * 2006-08-24 2008-04-03 Rohm Co Ltd Method of producing nitride semiconductor, and nitride semiconductor element
US7589360B2 (en) * 2006-11-08 2009-09-15 General Electric Company Group III nitride semiconductor devices and methods of making
US7557378B2 (en) 2006-11-08 2009-07-07 Raytheon Company Boron aluminum nitride diamond heterostructure
US20080111144A1 (en) * 2006-11-15 2008-05-15 The Regents Of The University Of California LIGHT EMITTING DIODE AND LASER DIODE USING N-FACE GaN, InN, AND AlN AND THEIR ALLOYS
US7813400B2 (en) 2006-11-15 2010-10-12 Cree, Inc. Group-III nitride based laser diode and method for fabricating same
EP2087507A4 (en) * 2006-11-15 2010-07-07 Univ California Method for heteroepitaxial growth of high-quality n-face gan, inn, and ain and their alloys by metal organic chemical vapor deposition
US7547908B2 (en) 2006-12-22 2009-06-16 Philips Lumilieds Lighting Co, Llc III-nitride light emitting devices grown on templates to reduce strain
JP4259591B2 (en) * 2007-01-16 2009-04-30 住友電気工業株式会社 Group III nitride crystal manufacturing method, group III nitride crystal substrate, and group III nitride semiconductor device
US7598170B2 (en) * 2007-01-26 2009-10-06 Asm America, Inc. Plasma-enhanced ALD of tantalum nitride films
US8021904B2 (en) 2007-02-01 2011-09-20 Cree, Inc. Ohmic contacts to nitrogen polarity GaN
JP4691060B2 (en) * 2007-03-23 2011-06-01 古河電気工業株式会社 GaN-based semiconductor devices
TW200903805A (en) 2007-05-24 2009-01-16 Univ California Polarization-induced barriers for N-face nitride-based electronics
US20080296626A1 (en) * 2007-05-30 2008-12-04 Benjamin Haskell Nitride substrates, thin films, heterostructures and devices for enhanced performance, and methods of making the same
US20080296625A1 (en) * 2007-06-04 2008-12-04 Sharp Laboratories Of America Inc. Gallium nitride-on-silicon multilayered interface
KR100901822B1 (en) * 2007-09-11 2009-06-09 주식회사 실트론 Method for preparing substrate for growing gallium nitride and method for preparing gallium nitride substrate
KR101159995B1 (en) * 2008-03-13 2012-06-25 쇼와 덴코 가부시키가이샤 Group iii nitride semiconductor device and method for manufacturing the same, group iii nitride semiconductor light-emitting device and method for manufacturing the same, and lamp
US7791101B2 (en) 2008-03-28 2010-09-07 Cree, Inc. Indium gallium nitride-based ohmic contact layers for gallium nitride-based devices
US8309987B2 (en) * 2008-07-15 2012-11-13 Imec Enhancement mode semiconductor device
US8673074B2 (en) * 2008-07-16 2014-03-18 Ostendo Technologies, Inc. Growth of planar non-polar {1 -1 0 0} M-plane and semi-polar {1 1 -2 2} gallium nitride with hydride vapor phase epitaxy (HVPE)
TWI471913B (en) * 2009-07-02 2015-02-01 Global Wafers Co Ltd Production method of gallium nitride based compound semiconductor
JP5916980B2 (en) * 2009-09-11 2016-05-11 シャープ株式会社 Manufacturing method of nitride semiconductor light emitting diode device
US9012253B2 (en) * 2009-12-16 2015-04-21 Micron Technology, Inc. Gallium nitride wafer substrate for solid state lighting devices, and associated systems and methods
US8409895B2 (en) * 2010-12-16 2013-04-02 Applied Materials, Inc. Gallium nitride-based LED fabrication with PVD-formed aluminum nitride buffer layer
US8916906B2 (en) * 2011-07-29 2014-12-23 Kabushiki Kaisha Toshiba Boron-containing buffer layer for growing gallium nitride on silicon
WO2015042199A1 (en) * 2013-09-23 2015-03-26 Ultratech, Inc. Method and apparatus for forming device quality gallium nitride layers on silicon substrates

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6391748B1 (en) * 2000-10-03 2002-05-21 Texas Tech University Method of epitaxial growth of high quality nitride layers on silicon substrates
US7687827B2 (en) * 2004-07-07 2010-03-30 Nitronex Corporation III-nitride materials including low dislocation densities and methods associated with the same

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Osinsky et al., "Visible-blind GaN Schottky barrier detectors grown on Si(111)", Applied Physics Letters, Vol. 72, no. 5, 1998, pg. 551-553. *
Zang et al., "Structural Analysis of Metalorganic Chemical Vapor Deposited AlNNucleation Layers Deposited on Si (111)", J. Crystal Growth, Vol. 268, 515-520, 2004. *

Cited By (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130175541A1 (en) * 2012-01-10 2013-07-11 Samsung Electronics Co., Ltd. Method of growing nitride semiconductor layer
US9741560B2 (en) * 2012-01-10 2017-08-22 Samsung Electronics Co., Ltd. Method of growing nitride semiconductor layer
US20150084058A1 (en) * 2012-03-19 2015-03-26 Koninklijke Philips N.V. Light emitting device grown on a silicon substrate
US20130256682A1 (en) * 2012-03-27 2013-10-03 Fujitsu Limited Compound semiconductor device and method of manufacturing the same
US9502525B2 (en) * 2012-03-27 2016-11-22 Fujitsu Limited Compound semiconductor device and method of manufacturing the same
US10074736B2 (en) * 2012-10-09 2018-09-11 Kabushiki Kaisha Toshiba Semiconductor device
US20160013303A1 (en) * 2012-10-09 2016-01-14 Kabushiki Kaisha Toshiba Semiconductor device
US20140124804A1 (en) * 2012-11-02 2014-05-08 Kiseong Jeon Hetero-substrate, nitride-based semiconductor light emitting device, and method for manufacturing the same
US9680055B2 (en) * 2012-11-02 2017-06-13 Lg Electronics Inc. Hetero-substrate, nitride-based semiconductor light emitting device, and method for manufacturing the same
US20140284637A1 (en) * 2013-03-22 2014-09-25 Kabushiki Kaisha Toshiba Semiconductor light emitting device and method for manufacturing same
CN103337570A (en) * 2013-06-07 2013-10-02 合肥彩虹蓝光科技有限公司 Method for improving uniformity and wavelength concentration degree inside 4-inch GaN-based epitaxy epitaxial wafer
US9337381B2 (en) 2013-10-21 2016-05-10 Samsung Electronics Co., Ltd. Semiconductor buffer structure, semiconductor device including the semiconductor buffer structure, and method of manufacturing the semiconductor device using the semiconductor buffer structure
US9627199B2 (en) * 2013-12-13 2017-04-18 University Of Maryland, College Park Methods of fabricating micro- and nanostructure arrays and structures formed therefrom
US20150170901A1 (en) * 2013-12-13 2015-06-18 University Of Maryland, College Park Methods of Fabricating Micro- and Nanostructure Arrays and Structures Formed Therefrom
US9871162B2 (en) 2014-04-25 2018-01-16 Samsung Electronics Co., Ltd. Method of growing nitride single crystal and method of manufacturing nitride semiconductor device
US10475954B2 (en) 2014-05-27 2019-11-12 Silanna UV Technologies Pte Ltd Electronic devices comprising n-type and p-type superlattices
US9685587B2 (en) 2014-05-27 2017-06-20 The Silanna Group Pty Ltd Electronic devices comprising n-type and p-type superlattices
US9871165B2 (en) 2014-05-27 2018-01-16 The Silanna Group Pty Ltd Advanced electronic device structures using semiconductor structures and superlattices
US11862750B2 (en) 2014-05-27 2024-01-02 Silanna UV Technologies Pte Ltd Optoelectronic device
US11563144B2 (en) 2014-05-27 2023-01-24 Silanna UV Technologies Pte Ltd Advanced electronic device structures using semiconductor structures and superlattices
US11114585B2 (en) 2014-05-27 2021-09-07 Silanna UV Technologies Pte Ltd Advanced electronic device structures using semiconductor structures and superlattices
US10128404B2 (en) 2014-05-27 2018-11-13 Silanna UV Technologies Pte Ltd Electronic devices comprising N-type and P-type superlattices
US10153395B2 (en) 2014-05-27 2018-12-11 Silanna UV Technologies Pte Ltd Advanced electronic device structures using semiconductor structures and superlattices
US9691938B2 (en) 2014-05-27 2017-06-27 The Silanna Group Pty Ltd Advanced electronic device structures using semiconductor structures and superlattices
US10475956B2 (en) 2014-05-27 2019-11-12 Silanna UV Technologies Pte Ltd Optoelectronic device
US10483432B2 (en) 2014-05-27 2019-11-19 Silanna UV Technologies Pte Ltd Advanced electronic device structures using semiconductor structures and superlattices
US11322643B2 (en) 2014-05-27 2022-05-03 Silanna UV Technologies Pte Ltd Optoelectronic device
US20170069716A1 (en) * 2015-09-08 2017-03-09 M/A-Com Technology Solutions Holdings, Inc. Parasitic channel mitigation using aluminum nitride diffusion barrier regions
US20180057938A1 (en) * 2016-08-29 2018-03-01 Nuflare Technology, Inc. Vapor-phase growth method
US10580871B2 (en) 2016-09-02 2020-03-03 Iqe Plc Nucleation layer for growth of III-nitride structures
US9917156B1 (en) 2016-09-02 2018-03-13 IQE, plc Nucleation layer for growth of III-nitride structures
US10600645B2 (en) * 2016-12-15 2020-03-24 Samsung Electronics Co., Ltd. Manufacturing method of gallium nitride substrate
US20180174823A1 (en) * 2016-12-15 2018-06-21 Samsung Electronics Co., Ltd. Manufacturing method of gallium nitride substrate
US11038023B2 (en) 2018-07-19 2021-06-15 Macom Technology Solutions Holdings, Inc. III-nitride material semiconductor structures on conductive silicon substrates
US11942518B2 (en) 2018-07-19 2024-03-26 Macom Technology Solutions Holdings, Inc. Reduced interfacial area III-nitride material semiconductor structures
CN115287751A (en) * 2022-06-22 2022-11-04 西安电子科技大学 Low-radio-frequency-loss silicon-based GaN film based on AlPN nucleation layer and preparation method

Also Published As

Publication number Publication date
TWI494973B (en) 2015-08-01
US20170198410A1 (en) 2017-07-13
KR20130137019A (en) 2013-12-13
US10174439B2 (en) 2019-01-08
JP5842057B2 (en) 2016-01-13
KR101552412B1 (en) 2015-09-10
CN103415915A (en) 2013-11-27
JP2014513035A (en) 2014-05-29
US20140318443A1 (en) 2014-10-30
TW201320153A (en) 2013-05-16
US9617656B2 (en) 2017-04-11
WO2013015894A3 (en) 2013-04-04
WO2013015894A2 (en) 2013-01-31
JP2016020299A (en) 2016-02-04

Similar Documents

Publication Publication Date Title
US10174439B2 (en) Nucleation of aluminum nitride on a silicon substrate using an ammonia preflow
US8916906B2 (en) Boron-containing buffer layer for growing gallium nitride on silicon
TWI490918B (en) Method for improved growth of semipolar (al,in,ga,b)n
US7435608B2 (en) III-V group nitride system semiconductor self-standing substrate, method of making the same and III-V group nitride system semiconductor wafer
TW201732871A (en) III-nitride structures grown on silicon substrates with increased compressive stress
US20130168833A1 (en) METHOD FOR ENHANCING GROWTH OF SEMIPOLAR (Al,In,Ga,B)N VIA METALORGANIC CHEMICAL VAPOR DEPOSITION
WO2004003266A1 (en) POROUS SUBSTRATE AND ITS MANUFACTURING METHOD, AND GaN SEMICONDUCTOR MULTILAYER SUBSTRATE AND ITS MANUFACTURING METHOD
CN108155278B (en) Method for manufacturing nitride semiconductor template, and nitride semiconductor device
US9147734B2 (en) High quality GaN high-voltage HFETs on silicon
WO2015109211A1 (en) Group iii nitride bulk crystals and fabrication method
KR101335937B1 (en) Method for fabricating gan wafer using llo(laser lift-off) process
Twigg et al. Nucleation layer microstructure, grain size, and electrical properties in GaN grown on a-plane sapphire
KR101094409B1 (en) Preparation of single crystalline gallium nitride thick film
Li et al. Metalorganic chemical vapour deposition (MOCVD) growth of GaN on foundry compatible 200 mm Si
Bhattacharyya et al. A Strategic Review of Reduction of Dislocation Density at the Heterogenious Junction of GAN Epilayer on Foreign Substrate
Zang et al. Evolution of AlN buffer layers on Silicon and the effect on the property of the expitaxial GaN film
JPH11219904A (en) Compound semiconductor substrate and manufacture of the same, and compound semiconductor light-emitting element
JP2004022581A (en) Method of manufacturing semiconductor through epitaxial growth

Legal Events

Date Code Title Description
AS Assignment

Owner name: BRIDGELUX, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FENWICK, WILLIAM E;RAMER, JEFF;REEL/FRAME:026644/0921

Effective date: 20110725

AS Assignment

Owner name: WHITE OAK GLOBAL ADVISORS, LLC, AS COLLATERAL AGEN

Free format text: SECURITY AGREEMENT;ASSIGNOR:BRIDGELUX, INC.;REEL/FRAME:029281/0844

Effective date: 20121109

AS Assignment

Owner name: BRIDGELUX, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WHITE OAK GLOBAL ADVISORS, LLC, AS COLLATERAL AGENT;REEL/FRAME:030466/0093

Effective date: 20130516

AS Assignment

Owner name: TOSHIBA TECHNO CENTER INC., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BRIDGELUX, INC.;REEL/FRAME:030724/0395

Effective date: 20130516

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: MANUTIUS IP, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOSHIBA TECHNO CENTER INC.;REEL/FRAME:033835/0395

Effective date: 20140829

AS Assignment

Owner name: TOSHIBA CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MANUTIUS IP, INC.;REEL/FRAME:038334/0444

Effective date: 20151204