US20120208356A1 - Device component forming method with a trim step prior to sidewall image transfer (SIT) processing - Google Patents
Device component forming method with a trim step prior to sidewall image transfer (SIT) processing Download PDFInfo
- Publication number
- US20120208356A1 US20120208356A1 US13/456,282 US201213456282A US2012208356A1 US 20120208356 A1 US20120208356 A1 US 20120208356A1 US 201213456282 A US201213456282 A US 201213456282A US 2012208356 A1 US2012208356 A1 US 2012208356A1
- Authority
- US
- United States
- Prior art keywords
- layer
- trim
- hard mask
- substrate
- mask layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 190
- 239000000758 substrate Substances 0.000 claims abstract description 97
- 239000000654 additive Substances 0.000 claims abstract description 26
- 230000000996 additive effect Effects 0.000 claims abstract description 26
- 238000000059 patterning Methods 0.000 claims abstract description 22
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 15
- 238000003384 imaging method Methods 0.000 claims abstract 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 50
- 229910052710 silicon Inorganic materials 0.000 claims description 50
- 239000010703 silicon Substances 0.000 claims description 50
- 238000005530 etching Methods 0.000 claims description 24
- 239000004020 conductor Substances 0.000 claims description 13
- 230000005669 field effect Effects 0.000 claims description 10
- 238000009966 trimming Methods 0.000 claims description 10
- 125000006850 spacer group Chemical group 0.000 description 26
- 239000000463 material Substances 0.000 description 25
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 10
- 150000004767 nitrides Chemical class 0.000 description 10
- 238000010586 diagram Methods 0.000 description 8
- 239000010408 film Substances 0.000 description 6
- 238000000151 deposition Methods 0.000 description 5
- 239000000377 silicon dioxide Substances 0.000 description 5
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 3
- 229910052732 germanium Inorganic materials 0.000 description 3
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 238000003672 processing method Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 238000003079 width control Methods 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
- H01L21/28132—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects conducting part of electrode is difined by a sidewall spacer or a similar technique, e.g. oxidation under mask, plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0338—Process specially adapted to improve the resolution of the mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
Definitions
- the invention generally relates to sidewall image transfer processing, and, more particularly, the invention relates to improved mandrel/trim alignment in sidewall image transfer processing.
- FinFETs fin-type field effect transistors
- SOI silicon-on-insulator
- line width control problems during gate electrode definition for small devices can lead to performance degradation, power consumption control issues and yield loss.
- lithographic techniques have been used to form device components (e.g., semiconductor fins for FinFETs, gate electrodes, etc.) in a substrate. For example, using photolithography a feature can be printed directly into a photo-resist layer and the image can be transferred into an underlying film.
- embodiments of the invention disclosed herein provide a patterning method for forming one or more discrete components in a substrate.
- the embodiments of the method can be used to form narrow silicon fins for a fin-type field effect transistor (finFET) or narrow gate electrodes to contact a dielectric layer (e.g., a gate dielectric layer) above an active silicon region in an underlying buried oxide substrate layer.
- Embodiments of the method incorporate the use of sidewall image transfer (SIT) techniques, e.g., additive or subtractive SIT techniques, to create a pattern in a mask.
- SIT sidewall image transfer
- the patterned mask is then used to transfer the image into the substrate (e.g., by using a directional etching process) to form the one or more components.
- the method avoids the formation of a continuous loop pattern in the hard mask and, thus, avoids a post-SIT process trim step.
- a pre-SIT process trim step avoids having to align a trim mask to features having less than current state of the art minimum lithographic dimensions in order to remove portions of a continuous loop to form a pattern with one or more discrete segments.
- the method may avoid a post-SIT process trim step to remove ends portions of either a rectangular or trapezoidal loop to form a pattern with two parallel or two angled segments, respectively.
- one embodiment of the patterning method incorporates the use of an additive SIT process and comprises forming a hard mask layer (i.e., a first mask layer) on a substrate and a trim mask layer (i.e., a second mask layer) on the hard mask layer.
- the composition of the substrate can vary depending upon the type of component or components being formed.
- the trim mask layer is patterned to expose at least one selected portion (e.g., end portions) of the hard mask layer. Patterning the trim mask layer may include aligning the pattern of the trim mask with features (e.g., active silicon regions) in the substrate.
- the hard mask layer is then trimmed to remove the selected portion(s). This trimming process thus exposes portion(s) of the substrate.
- removing the selected portion(s) of the hard mask layer prevents a complete loop pattern from being formed as a result of the subsequent additive SIT process and, thus, ensures that a pattern with one or more discrete segments is created in the hard mask. Once the selected portion(s) of the hard mask layer are removed, the trim mask layer is removed.
- the additive SIT process comprises forming a structure with vertical walls, such as mandrel, on the hard mask and substrate. Specifically, the mandrel is formed such that it extends over the remaining hard mask layer and onto the exposed portions of the substrate. The mandrel is further formed such that at least one section of the hard mask layer is exposed adjacent to at least one of the vertical walls.
- the mandrel may be formed by depositing a mandrel layer and then depositing and patterning a mandrel mask layer (i.e., a third mask layer). Once the mandrel mask is patterned, the mandrel layer is etched selective to the hard mask and substrate.
- the mandrel layer may be selectively removed from the hard mask layer and from the substrate.
- Spacer(s) having a predetermined thickness, are then formed above the exposed section(s) of the hard mask layer adjacent to the vertical wall.
- the predetermined thickness of the spacer(s) is equal to a desired width of the component(s) being formed (e.g., a desired width of a fin or a desired width of a conductor).
- the mandrel is removed. Once the mandrel is removed, the image of the spacer(s) is transferred into the hard mask layer to create the pattern with at least one discrete segment. Once the pattern is formed in the hard mask layer, the spacer(s) can be removed.
- the substrate is then etched to transfer the pattern of the hard mask layer into the substrate and, thereby, create the at least one discrete component.
- a subtractive SIT process incorporates the use of a subtractive SIT process and comprises forming a hard mask layer (i.e., a first mask layer) on a substrate, a memory layer on the hard mask layer, an oxide layer on the memory layer and a trim mask layer (i.e., a second mask layer) on the oxide layer.
- the composition of the substrate can vary depending upon the type of component or components being formed.
- the trim mask layer is patterned and etched to expose at least one selected portion of the oxide layer above the memory layer. Patterning the trim mask layer may include aligning the pattern of the trim mask with features (e.g., active silicon regions) within the substrate. Then, the exposed selected portion(s) of the oxide layer and the memory layer below are trimmed. This trimming process exposes both portion(s) of the hard mask layer and selected side edge(s) of the memory and oxide layers. Once the selected portion(s) of the oxide and memory layers are removed, the trim mask layer is removed.
- a mandrel mask layer (i.e., a third mask layer) is deposited on the top surface of the oxide layer and onto the exposed portion(s) of the hard mask so that the selected edge(s) of the memory layer and oxide layer are covered and protected.
- the mandrel mask layer is patterned to form a structure having vertical walls (e.g., a mandrel).
- the mandrel is etched to the hard mask layer such that the selected side edge(s) of the memory layer and oxide layer remain covered, such that additional portions of the hard mask are exposed and such that one or more unprotected side edges of the oxide layer are exposed at one or more of the vertical walls.
- the mandrel mask layer functions as a diffusion-block or chemical-block during subsequent processing steps and, specifically, should be formed of a material having a predetermined thickness and capable of withstanding a subsequent Chemical Oxide Removal (COR) process.
- COR Chemical Oxide Removal
- the COR process is performed to etch back the unprotected side edge(s) of the oxide layer at the vertical wall(s) beneath the mandrel mask layer thereby exposing outer margin(s) of the memory layer.
- the top surface and selected side edge(s) of the oxide layer are protected by the mandrel mask layer, thereby, preventing exposure of a complete loop pattern of the outer margins of the memory layer as the oxide layer is etched back.
- the unprotected side edge(s) of the oxide layer are etched backed a predetermined distance equal to a desired width of the component or components.
- the mandrel mask layer is removed and the exposed outer margin(s) of the memory layer are protected.
- a blanket planarization material e.g., a polymer
- the planarization material is then etched or developed back to expose a top surface of the oxide layer.
- the oxide layer is removed as are the remaining unprotected memory layer below the oxide layer and the planarization material.
- the image of the outer margin(s) of the memory layer remaining on the hard mask layer is then transferred into the hard mask layer to create the pattern with one or more discrete segments.
- the substrate is etched to transfer the pattern of the hard mask layer into the substrate and, thereby, create the one or more discrete components in the substrate.
- FIG. 1 is a schematic flow diagram illustrating a method of forming device components using an additive sidewall image transfer technique
- FIGS. 2-4 are schematic diagrams illustrating partially completed devices formed according to the methods of FIG. 1 or 5 ;
- FIG. 5 is a schematic flow diagram illustrating a method of forming device components using a subtractive sidewall image transfer
- FIG. 6 is a schematic flow diagram illustrating an embodiment of the method of the invention incorporating an additive sidewall image transfer technique to form device components
- FIGS. 7-12 are schematic diagrams illustrating partially completed devices formed according to the method illustrated in FIG. 6 ;
- FIG. 13 is a schematic flow diagram illustrating an embodiment of the method of the invention incorporating a subtractive sidewall image transfer technique to form device components;
- FIGS. 14-22 are schematic diagrams illustrating partially completed devices formed according to the method illustrated in FIG. 13 .
- SIT sidewall image transfer
- FET field effect transistor
- an exemplary additive SIT comprises defining a mandrel (e.g., a narrow band) across a hard mask on a substrate.
- a multi-layer stack comprising, for example, a substrate with underlying polysilicon for FET gate patterning, a thin dielectric (e.g., nitride) hard mask layer, a thick mandrel (e.g., a polysilicon) layer, and a mandrel mask layer, is patterned and etched using standard lithographic techniques to form the mandrel ( 100 - 102 ) with vertical walls above the hard mask layer.
- spacers are formed on the hard mask adjacent to the walls of the mandrels (e.g., by depositing a thin conformal oxide or nitride layer and performing an anisotropic etch to remove the conformal oxide or nitride layer from the top of the mandrel layer and from horizontal surfaces) ( 104 - 106 ).
- the spacer thickness is chosen to be the same as that of the desired width of the final shape (with any etch film erosion factored in).
- spacers are formed on the vertical walls of a mandrel and these spacers determine the final pattern widths and tolerances of the components being formed in the substrate.
- This SIT process generates a continuous loop of spacer material around all of the walls of a mandrel rather than forming discrete segments ( 108 ).
- This loop pattern 201 image created from the walls of the mandrel is then transferred (e.g., by reactive ion etching RIE) into the hard mask on the substrate 200 ( 110 , see FIGS. 2-3 )).
- the hard mask is used to pattern the components (e.g., fins, gates, etc.) in the substrate.
- an additional etching process must be conducted to remove one or more portions of the hard-mask loop 201 ( 112 ).
- a trim mask 305 can be deposited and patterned to expose the end portions 202 of hard mask loop 201 and to protect the hard mask side portions 203 .
- the exposed end portions 202 of the hard mask loop 201 are then removed (i.e., trimmed) to form a hard mask pattern with two discrete segments 403 on the substrate 200 ( 114 , see FIG. 4 ).
- the hard mask pattern is transferred into the substrate to form the discrete component(s) (e.g., fins, electrodes, etc.) ( 116 ).
- subtractive SIT processing can be used to form components (e.g., fins, gates, etc.) in a substrate.
- An exemplary subtractive SIT process begins with a multi-layer stack (e.g., a substrate, a hard mask layer, an oxide layer (to form the mandrel), a COR mask layer and a mandrel mask layer) ( 500 ).
- the mandrel mask layer is patterned photo-lithographically, and employed as a mask to etch the COR mask layer and the oxide layer to form a mandrel with vertical walls ( 502 ). Then, the mandrel mask layer is removed. A chemical oxide removal (COR) process is used to undercut (i.e., etch back) the oxide layer (i.e., the mandrel shape) between the COR mask layer and the hard mask layer ( 504 ). The difference in location before and after etch-back determines image size and tolerance.
- COR chemical oxide removal
- spacer material e.g., a conformal nitride layer
- spacer material is deposited ( 506 ) and etched (e.g., by directional etch 508 ) such that nitride spacer material remains below the COR mask layer around the vertical walls of the oxide mandrel.
- Subtractive SIT processing allows the space between a pair of SIT images formed on opposing walls of a mandrel to be less than the width of the original mandrel.
- the COR mask layer and oxide mandrel layer are then removed leaving a nitride loop ( 510 ) on the hard mask layer.
- the image of the nitride loop is transferred into the hard mask layer and the nitride loop is stripped ( 512 , see FIG. 2 ).
- a trim mask is deposited and patterned to expose portion(s) (e.g., end portions) of the hard mask loop and the exposed portions are trimmed to form a hard mask pattern with distinct segment(s) 403 prior to etching the substrate ( 514 - 516 , see FIG. 3 ).
- the pattern is transferred into the substrate to form the discrete component(s) ( 518 ).
- a trim mask is employed when images are much larger and/or are printed in much thicker and more visible films.
- a hard mask is trimmed prior to printing the mandrel mask.
- an oxide layer and memory layer that are used to form a mandrel are trimmed and the ends are protected prior to undercutting the mandrel sidewalls and forming the spacers.
- a size of the space between components is approximately equal to or greater than lithographic-minimum image sizes (rather than sub-lithographic sizes) so that trim mask alignment requirements can be eased.
- a patterning method for forming one or more discrete components (e.g., silicon fins, gate electrodes, etc) in a substrate (see the flow diagrams of FIGS. 6 and 13 ).
- Each embodiment of the method incorporates the use of a sidewall image transfer (SIT) technique, either an additive (see process 608 of FIG. 6 ) or a subtractive (see process 1308 of FIG. 13 ) SIT technique, to create a pattern in a mask (e.g., a hard mask).
- the patterned mask is then used to transfer the image into a substrate (e.g., by using a directional etching process) to form one or more discrete components.
- the method of the invention avoids the formation of a loop pattern in the hard mask and, thus, avoids a post-SIT process trim step requiring trim mask alignment to sub-lithographic features.
- a pre-SIT process trim step avoids having to align a trim mask to features having less than current state of the art minimum lithographic dimensions in order to remove portions (e.g., end portions) of a loop pattern and, thereby, to form a pattern with one or more discrete segments.
- each of the exemplary embodiments of the method described below can be used to form a variety of different components, e.g., silicon fins for fin-type field effect transistors (finFETs), conductors (e.g., gate electrodes) to contact a dielectric layer (e.g., a gate dielectric layer) above active silicon regions in an underlying substrate layer, etc.
- finFETs fin-type field effect transistors
- conductors e.g., gate electrodes
- FIGS. 7-12 illustrate the formation of a silicon fin for a finFET.
- the embodiment of FIG. 13 and the corresponding schematic drawings of FIGS. 7-12 illustrate the formation of a gate electrode to contact a gate dielectric layer adjacent to an active silicon region.
- each of the embodiments of the method may be also used to form a pattern with one or more discrete segments rather than a continuous loop.
- the exemplary embodiments described below illustrate the formation of a pattern with two discrete segments.
- multiple discrete segments may be formed such that they are oriented at different angles with respect to each other (e.g., parallel, angled, perpendicular, etc.).
- the exemplary embodiments described below illustrate the formation of a pattern with discrete parallel segments.
- a patterning method is disclosed that incorporates an additive SIT technique similar to that described above.
- excess hard mask film is removed from undesired areas before depositing and defining the mandrels so that large patterns can be used for alignment.
- the thickness of alignment targets remains small, but alignment images can be of conventional size and shape.
- a multi-layer stack is formed on a substrate 701 ( 600 , see FIG. 7 ).
- a hard mask layer 710 i.e., a first mask layer such as a blanket oxide hard mask
- a trim mask layer 704 i.e., a second mask layer such as a blanket photo-resist layer or another hard mask layer
- the composition of the substrate 701 can vary depending upon the type of component being formed. For example, if the SIT process of the method is being used to form a silicon fin for a finFET, then the substrate 701 may be formed with a silicon layer 703 above several other layers including a silicon dioxide layer 702 , as illustrated in FIG. 7 .
- a multi-layer substrate 1401 can be formed with a conductor layer 1403 , a dielectric layer 1421 below the conductor layer 1403 , and a buried oxide layer 1402 , and active silicon regions 1420 below the dielectric layer 1421 .
- the trim mask layer 704 is patterned lithographically (i.e., printed) ( 602 ) to expose one or more selected portions (e.g., the end portions) of the hard mask layer 710 .
- Patterning the trim mask layer 704 may include aligning the pattern with features in the substrate. For example, if gate electrodes are the components being formed, the trim mask pattern may be aligned with active silicon regions within the substrate so that the gate electrodes are ultimately aligned with the active silicon regions (see discussion below regarding alignment of trim mask to active silicon features as illustrated in FIG. 14 ). Then, the hard mask layer 701 is trimmed (e.g., etched) to remove the exposed selected portion or portions ( 606 ).
- This trimming process reduces the size of the hard mask layer (e.g., the length of the hard mask layer) and exposes portion(s) 713 of the substrate where the selected portion(s) of hard mask were removed (e.g., at both ends 711 of the hard mask layer 710 ) (see FIG. 7 ). More importantly, removing the selected portion(s) of the hard mask layer 710 prior to performing the additive SIT process, prevents a complete loop pattern from being formed in the hard mask layer 710 as a result of the subsequent additive SIT process and, specifically, ensures that a pattern with one or more discrete segments is created. For example, if two end portions of the hard mask are removed, then a pattern with two discrete components will be formed vice a continuous loop. Once the selected portion(s) of the hard mask layer 710 are removed, the trim mask layer 704 is removed.
- the SIT process ( 608 ) comprises forming a structure 805 with vertical walls 821 , such as a mandrel, that extends over the remaining hard mask layer 710 (see FIG. 8 ) and onto the exposed portions 713 of the substrate 703 .
- the mandrel 805 is formed by forming a blanket mandrel layer over the hard mask layer 710 and over the exposed portions of the substrate 701 .
- the blanket mandrel layer should comprise a material that can be selectively removed from the hard mask layer 710 and the substrate 701 .
- the mandrel 805 can be formed using a blanket germanium layer because germanium can be selectively removed from either an oxide hard mask layer or a silicon or oxide substrate without causing damage (at process 614 , discussed below).
- a mandrel mask layer 810 i.e., a third mask layer is deposited over the mandrel layer ( 610 ).
- the mandrel mask 810 is patterned (i.e., printed) with the shape of the structure 805 , e.g., with a narrow rectangular, trapezoidal or other-shaped band or mandrel, that is aligned with and extends across the hard mask layer 710 and over the exposed portions 713 of the substrate ( 612 ).
- the mandrel mask 810 is patterned so that after the mandrel 805 is etched (at process 614 ) one or more exposed sections 830 of the hard mask layer 710 will be adjacent to one or more of the vertical walls of the mandrel 821 of the mandrel 805 ( 612 ).
- An etch process is then performed to form the mandrel 805 , as patterned. For example, a rectangular mandrel can be etched such that the exposed sections of the hard mask layer are adjacent opposing parallel walls of the mandrel, as illustrated in FIG. 8 . The etch needs sufficient overetch to clear any mandrel material 805 along the edges 711 of hard mask layer 710 . Then, the mandrel mask 810 is removed ( 614 ).
- the next step in the SIT process it to form spacer(s) 910 above the exposed section(s) 830 of the hard mask layer 710 that are adjacent to the vertical walls 821 of the mandrel 805 (see FIG. 9 ).
- spacer(s) 910 above the exposed section(s) 830 of the hard mask layer 710 that are adjacent to the vertical walls 821 of the mandrel 805 (see FIG. 9 ).
- spacers 910 above the exposed section(s) 830 of the hard mask layer 710 that are adjacent to the vertical walls 821 of the mandrel 805.
- the spacer(s) 910 can be formed by depositing a conformal spacer material layer (e.g., a conformal nitride layer) over the mandrel 805 and exposed section(s) 830 of the hard mask layer 710 and the exposed substrate 713 ( 616 ).
- a conformal spacer material layer e.g., a conformal nitride layer
- An anisotropic etch process in which etch rate in the direction normal to the surface is much higher than in the direction parallel to the surface, is performed so that spacer(s) 910 remain only above section(s) of the hard mask layer 710 adjacent to the vertical walls 821 of the mandrel ( 618 ).
- the etch needs sufficient overetch to clear any spacer material 910 along the edges 711 of hard mask layer 710 .
- the spacer(s) 910 can be formed with a predetermined thickness 912 that is equal to a desired width of the component(s) being formed (e.g., a desired width of a fin or a desired width of a conductor).
- the mandrel 805 is selectively removed off of the hard mask layer 710 and the substrate 701 (e.g., by selectively etching a germanium mandrel using a hydrogen peroxide cleaning solution) such that discrete spacer(s) 910 having a predetermined thickness 912 are left extending across the hard mask layer 710 and on the substrate 701 in those areas where selected portions of the hard mask layer were previously trimmed (at process 606 ) ( 620 , see FIG. 10 ).
- the hard mask layer 710 is etched (e.g., by an anisotropic and selective etching process such as a reactive ion etch (RIE) process) to transfer the pattern of the spacer(s) 910 into the hard mask layer 710 ( 622 , see FIG. 11 ).
- RIE reactive ion etch
- section(s) of the hard mask layer 710 are masked (i.e., protected) by the spacer(s) 910 so that a pattern with one or more discrete segments 1110 is created from the hard mask layer 710 .
- another etching process e.g., another anisotropic and selective etching process
- another etching process is performed to transfer the pattern of the hard mask layer 710 into the substrate to create the one or more discrete components 1210 ( 624 , see FIG. 12 ).
- section(s) of the substrate are masked (i.e., protected) by the remaining discrete segment(s) 1110 of the hard mask layer 710 so that discrete component(s) 1210 are created from the substrate 701 .
- a pattern that is formed in the hard mask layer 710 can protect portions of a silicon substrate 701 during the etching process such that discrete silicon fins 1210 are formed for a fin-type field effect transistor.
- a pattern that is formed in the hard mask layer and previously aligned by the second mask layer over an active silicon region within a buried oxide layer of the substrate can protect portions of a conductor layer of the substrate during the etching process such that discrete gate electrodes are formed in the substrate and extend to a gate dielectric layer adjacent to the active silicon region.
- a method is disclosed that incorporates the use of a subtractive SIT technique similar to that described above.
- the selected walls of the mandrel are masked to prevent etch-back of the oxide layer at the masked walls so that the final line width in those areas will be zero (i.e., no lines will form).
- the thickness of alignment targets thus remains small, but alignment images can be of conventional size and shape.
- the method comprises forming a multi-layer stack on a substrate 1401 ( 1300 , see FIG. 14 ).
- a hard mask layer 1404 (i.e., a first mask layer) is formed on a substrate 1401 , a memory layer 1405 is formed on the hard mask layer 1404 , an oxide layer 1406 is formed on the memory layer 1405 and a trim mask layer 1407 (i.e., a second mask layer) is formed on the oxide layer 1407 .
- the composition of the substrate 1401 can vary depending upon the type of component being formed. For example, if the SIT process is being used to form a silicon fin for a finFET, then the substrate may be formed with a silicon layer above several other layers including a silicon dioxide layer (as illustrated in FIG. 7 ).
- a multi-layer substrate 1401 can be formed with a conductor layer 1403 , a dielectric layer 1421 below the conductor layer 1403 , a buried oxide layer 1402 , and active silicon regions 1420 below the dielectric layer 1421 .
- the hard mask layer 1404 should be formed of a material that is capable of withstanding a subsequent chemical oxide removal (COR) process (see discussion of process 1314 below) without damage.
- the hard mask layer 1404 can comprise a nitride layer.
- the memory layer 1405 should also be formed of a material that is capable of withstanding the COR process and also capable of being etched selectively over the hard mask layer 1401 .
- the memory layer 1405 can be formed of a blanket polysilicon film layer.
- the oxide layer 1406 is used to form the mandrel and can comprise a blanket layer of any silicon dioxide (SiO 2 )-based material.
- the trim mask layer 1407 can comprise a photo-resist layer, another hard mask layer, or any other suitable material for forming a trim mask.
- the trim mask layer 1407 is patterned ( 1302 ) (i.e., printed) to expose a selected portion or portions (e.g., end portions) of the oxide layer 1406 above the memory layer 1405 .
- Patterning the trim mask layer 1407 may also include aligning the pattern of the trim mask with features of the substrate. For example, if gate electrodes are being formed, the trim mask pattern may be aligned with the active silicon regions 1420 within the substrate so that the gate electrodes when formed are ultimately aligned with the active silicon regions 1420 . Then, the selected portion(s) of the oxide layer 1406 and the memory layer 1405 below are removed (i.e., trimmed by using, e.g., an etching process) ( 1306 ).
- This trimming process ( 1306 ) reduces the size of the oxide 1406 and memory 1405 layers (e.g., the length of the layers). Additionally, this trimming process ( 1306 ) exposes both portions 1413 of the hard mask 1404 and selected side edges 1411 of the oxide 1406 and memory 1405 layers adjacent to the exposed portions 1413 of the hard mask layer. The trim mask layer 1407 is then removed ( 1306 ).
- a SIT process such as a subtractive SIT process, is performed ( 1308 ).
- a mandrel mask layer 1510 i.e., a third mask layer
- is formed e.g., deposited
- the mandrel mask layer 1510 is deposited over the oxide layer 1406 and onto the exposed end portions 14123 of the hard mask layer such that selected edges 1411 of the oxide 1406 and memory 1405 layers are covered and protected ( 1310 , see FIG. 15 ).
- the mandrel mask layer 1510 is patterned (i.e., printed) in order to form a structure 1515 having vertical walls 1512 (e.g., a narrow rectangular, trapezoidal or other-shaped band or mandrel).
- the mandrel 1515 is selectively etched to the hard mask layer 1404 such that the selected side edges 1411 of the memory layer and oxide layer remain covered by the mandrel mask, such that additional portions 1413 of the hard mask layer 1404 are exposed, and such that unprotected side edges 1511 of the memory layer 1406 and oxide layer 1405 are exposed at one or more of the vertical walls 1512 ( 1312 ).
- the mandrel mask 1510 functions as a diffusion-block or chemical-block during subsequent processing steps and, specifically, should be formed of a material that has a predetermined thickness and is capable of withstanding a subsequent COR process (e.g., a 200-400 nm photoresist material). Specifically, the mandrel mask 1510 protects the selected edges 1411 of the oxide layer 1406 from etch back during the subsequent subtractive sidewall image process so that a pattern can be created with discrete segments in the hard mask layer 1404 .
- a COR process e.g., as illustrated in U.S. patent application Ser. No. 10/711,458, is performed to etch back the unprotected side edges 1511 of the oxide layer 1406 at the vertical wall(s) 1512 beneath the mandrel mask layer 1510 and to thereby expose one or more outer margins 1605 of the memory layer 1405 ( 1314 , see FIG. 16 ).
- the COR process ( 1314 ) is a plasma-free/damage-free chemical etch which can be used to etch SiO 2 -based materials without damaging other material such as a nitride hard mask layer or a photoresist third mask layer.
- the top surface and selected side edges 1411 of the oxide layer 1406 are protected by the mandrel mask layer 1510 , thereby, preventing exposure of a complete loop pattern of the outer margins of the memory layer 1405 as the oxide layer 1406 is etched back.
- the unprotected side edges 1511 are etched back a predetermined distance 1630 (equal to a desired width of the components being formed) in order to expose only the outer margin(s) 1605 of the memory layer 1405 below the unprotected edges 1511 of the oxide layer.
- end portions of the oxide layer and memory layer can be removed at process 1304 and a rectangular mandrel can be formed across the oxide layer such that selected side edges at the opposing ends of the rectangular mandrel are protected by the mandrel mask at process 1310 .
- unprotected side edges of the oxide layer would be etched back at opposing sidewalls of the mandrel, leaving parallel outer margins of the memory layer exposed.
- the memory layer at the protected ends would remain covered by the oxide layer.
- subsequent processing will result in a pattern with discrete parallel segments (as opposed to a loop), each having a width equal to the desired width of the component.
- the mandrel mask layer is removed (see FIG. 17 ) and the exposed outer margin(s) 1605 of the memory layer 1405 are protected ( 1316 , see FIG. 18 ).
- a blanket planarization material 1840 e.g., a polymer
- the planarization material 1840 is then etched or developed back to expose a top surface 1806 of the oxide layer ( 1318 ).
- the oxide layer 1406 is removed (e.g., by a wet etch employing buffered hydrofluoric acid (HF)) ( 1320 , see FIG. 19 ). Removing the oxide layer 1406 exposes a remaining portion 1905 (e.g., a center portion) of the memory layer, while leaving the outer margin(s) 1605 protected. This remaining portion 1905 of the memory layer is then selectively removed (e.g., by RIE) ( 1322 , see FIG. 20 ). The planarization material 1840 is then removed (at process 1322 ) (i.e., stripped) revealing only discrete segment(s) of the memory layer 1405 corresponding to the outer margin(s) 1605 (see FIG. 21 ).
- RIE buffered hydrofluoric acid
- the hard mask layer 1404 is etched (e.g., by an anisotropic and selective etching process such as a reactive ion etch (RIE) process) to transfer the pattern of the outer margin(s) 1605 of the memory layer into the hard mask layer 1404 ( 1324 ). Specifically, during the etching (at process 1324 ), section(s) of the hard mask layer 1404 are masked (i.e., protected) by the discrete segment(s) of the memory layer 1405 corresponding to the outer margin(s) 1605 so that a pattern with discrete segment(s) 2004 is created in the hard mask layer 1404 .
- an anisotropic and selective etching process such as a reactive ion etch (RIE) process
- an etching process e.g., an anisotropic and selective etching process
- etching process 1326 sections of the substrate 1401 are masked (i.e., protected) by the remaining discrete segments 2004 of the hard mask layer 1404 so that the discrete components 2003 are created in the substrate 1401 .
- a pattern that is formed in the hard mask layer can protect portions of a silicon substrate during the etching process such that discrete silicon fins are formed for a fin-type field effect transistor (see FIG.
- a pattern that is formed in the hard mask layer 1404 and previously aligned by the second mask layer over an active silicon region 1420 within a buried oxide layer 1402 of the substrate can protect portions of a conductor layer of the substrate during the etching process such that discrete gate electrodes 2003 are formed and extend to a gate dielectric layer 1421 adjacent to the active silicon region 1420 .
- a trim mask is employed when images are much larger and/or are printed in much thicker and more visible films.
- the method of the invention avoids the formation of a loop pattern in the hard mask and, thus, avoids a post-SIT process trim step requiring alignment of a trim mask to sub-lithographic features to form a hard mask pattern with the discrete segments.
- a hard mask is trimmed prior to conducting an additive SIT process so that a loop pattern is not formed.
- an oxide layer and memory layer that are used to form a mandrel are trimmed prior to the conducting a subtractive SIT process.
- a mask is then used to protect the portions of the mandrel during etch back of the oxide layer so that a loop pattern is not formed.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Junction Field-Effect Transistors (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
- This application is a continuation of U.S. application Ser. No. 12/062,618, filed Apr. 4, 2008, which is a continuation of U.S. Pat. No. 7,381,655, issued Jun. 3, 2008, the complete disclosures of which, in their entirety, are herein incorporated by reference.
- 1. Field of the Invention
- The invention generally relates to sidewall image transfer processing, and, more particularly, the invention relates to improved mandrel/trim alignment in sidewall image transfer processing.
- 2. Description of the Related Art
- Device parameters of fin-type field effect transistors (FinFETs) are extremely sensitive to semiconductor fin thickness. In order to realize the full potential of a FinFET, the silicon fin must be very thin, e.g., on the same order of thickness as that of a fully-depleted silicon-on-insulator (SOI). Similarly, line width control problems during gate electrode definition for small devices can lead to performance degradation, power consumption control issues and yield loss. Previously, lithographic techniques have been used to form device components (e.g., semiconductor fins for FinFETs, gate electrodes, etc.) in a substrate. For example, using photolithography a feature can be printed directly into a photo-resist layer and the image can be transferred into an underlying film. However, current state-of-the-art lithographic technology can not adequately and efficiently satisfy the ever-increasing demand for smaller devices and device components. Thus, the requirement for very thin, replicable, device components has re-awakened interest in sidewall image transfer (SIT) to form such components in a substrate.
- In view of the foregoing, embodiments of the invention disclosed herein provide a patterning method for forming one or more discrete components in a substrate. For example, the embodiments of the method can be used to form narrow silicon fins for a fin-type field effect transistor (finFET) or narrow gate electrodes to contact a dielectric layer (e.g., a gate dielectric layer) above an active silicon region in an underlying buried oxide substrate layer. Embodiments of the method incorporate the use of sidewall image transfer (SIT) techniques, e.g., additive or subtractive SIT techniques, to create a pattern in a mask. The patterned mask is then used to transfer the image into the substrate (e.g., by using a directional etching process) to form the one or more components. However, by conducting a trim step prior to performing either the additive or subtractive SIT process, the method avoids the formation of a continuous loop pattern in the hard mask and, thus, avoids a post-SIT process trim step. Specifically, such a pre-SIT process trim step avoids having to align a trim mask to features having less than current state of the art minimum lithographic dimensions in order to remove portions of a continuous loop to form a pattern with one or more discrete segments. For example, the method may avoid a post-SIT process trim step to remove ends portions of either a rectangular or trapezoidal loop to form a pattern with two parallel or two angled segments, respectively.
- More particularly, one embodiment of the patterning method incorporates the use of an additive SIT process and comprises forming a hard mask layer (i.e., a first mask layer) on a substrate and a trim mask layer (i.e., a second mask layer) on the hard mask layer. The composition of the substrate can vary depending upon the type of component or components being formed. The trim mask layer is patterned to expose at least one selected portion (e.g., end portions) of the hard mask layer. Patterning the trim mask layer may include aligning the pattern of the trim mask with features (e.g., active silicon regions) in the substrate. The hard mask layer is then trimmed to remove the selected portion(s). This trimming process thus exposes portion(s) of the substrate. More importantly, removing the selected portion(s) of the hard mask layer prevents a complete loop pattern from being formed as a result of the subsequent additive SIT process and, thus, ensures that a pattern with one or more discrete segments is created in the hard mask. Once the selected portion(s) of the hard mask layer are removed, the trim mask layer is removed.
- After the trim mask layer is removed, the additive SIT process is performed. The additive SIT process comprises forming a structure with vertical walls, such as mandrel, on the hard mask and substrate. Specifically, the mandrel is formed such that it extends over the remaining hard mask layer and onto the exposed portions of the substrate. The mandrel is further formed such that at least one section of the hard mask layer is exposed adjacent to at least one of the vertical walls. The mandrel may be formed by depositing a mandrel layer and then depositing and patterning a mandrel mask layer (i.e., a third mask layer). Once the mandrel mask is patterned, the mandrel layer is etched selective to the hard mask and substrate. Various materials may be used to form the mandrel layer as long as the mandrel can be selectively removed from the hard mask layer and from the substrate. Spacer(s), having a predetermined thickness, are then formed above the exposed section(s) of the hard mask layer adjacent to the vertical wall. The predetermined thickness of the spacer(s) is equal to a desired width of the component(s) being formed (e.g., a desired width of a fin or a desired width of a conductor). After the spacer(s) are formed, the mandrel is removed. Once the mandrel is removed, the image of the spacer(s) is transferred into the hard mask layer to create the pattern with at least one discrete segment. Once the pattern is formed in the hard mask layer, the spacer(s) can be removed. The substrate is then etched to transfer the pattern of the hard mask layer into the substrate and, thereby, create the at least one discrete component.
- Another embodiment of the patterning method incorporates the use of a subtractive SIT process and comprises forming a hard mask layer (i.e., a first mask layer) on a substrate, a memory layer on the hard mask layer, an oxide layer on the memory layer and a trim mask layer (i.e., a second mask layer) on the oxide layer. As with the previously described embodiment, the composition of the substrate can vary depending upon the type of component or components being formed. The trim mask layer is patterned and etched to expose at least one selected portion of the oxide layer above the memory layer. Patterning the trim mask layer may include aligning the pattern of the trim mask with features (e.g., active silicon regions) within the substrate. Then, the exposed selected portion(s) of the oxide layer and the memory layer below are trimmed. This trimming process exposes both portion(s) of the hard mask layer and selected side edge(s) of the memory and oxide layers. Once the selected portion(s) of the oxide and memory layers are removed, the trim mask layer is removed.
- After the trim mask layer is removed, the subtractive SIT process is performed. Specifically, a mandrel mask layer (i.e., a third mask layer) is deposited on the top surface of the oxide layer and onto the exposed portion(s) of the hard mask so that the selected edge(s) of the memory layer and oxide layer are covered and protected. The mandrel mask layer is patterned to form a structure having vertical walls (e.g., a mandrel). The mandrel is etched to the hard mask layer such that the selected side edge(s) of the memory layer and oxide layer remain covered, such that additional portions of the hard mask are exposed and such that one or more unprotected side edges of the oxide layer are exposed at one or more of the vertical walls. The mandrel mask layer functions as a diffusion-block or chemical-block during subsequent processing steps and, specifically, should be formed of a material having a predetermined thickness and capable of withstanding a subsequent Chemical Oxide Removal (COR) process. Once the mandrel is formed, the COR process is performed to etch back the unprotected side edge(s) of the oxide layer at the vertical wall(s) beneath the mandrel mask layer thereby exposing outer margin(s) of the memory layer. During the COR process, the top surface and selected side edge(s) of the oxide layer are protected by the mandrel mask layer, thereby, preventing exposure of a complete loop pattern of the outer margins of the memory layer as the oxide layer is etched back. The unprotected side edge(s) of the oxide layer are etched backed a predetermined distance equal to a desired width of the component or components.
- After the (COR) process, the mandrel mask layer is removed and the exposed outer margin(s) of the memory layer are protected. Specifically, a blanket planarization material (e.g., a polymer) is deposited over the exposed portions of the hard mask layer, over the exposed outer margin(s) of the memory layer and over the oxide layer. The planarization material is then etched or developed back to expose a top surface of the oxide layer. Once exposed, the oxide layer is removed as are the remaining unprotected memory layer below the oxide layer and the planarization material. The image of the outer margin(s) of the memory layer remaining on the hard mask layer is then transferred into the hard mask layer to create the pattern with one or more discrete segments. As with the previously described embodiment, once the pattern is formed in the hard mask layer, the substrate is etched to transfer the pattern of the hard mask layer into the substrate and, thereby, create the one or more discrete components in the substrate.
- These and other aspects of embodiments of the invention will be better appreciated and understood when considered in conjunction with the following description and the accompanying drawings. It should be understood, however, that the following description, while indicating preferred embodiments of the invention and numerous specific details thereof, is given by way of illustration and not of limitation. Many changes and modifications may be made within the scope of the embodiments of the invention without departing from the spirit thereof, and the invention includes all such modifications.
- The embodiments of the invention will be better understood from the following detailed description with reference to the drawings, in which:
-
FIG. 1 is a schematic flow diagram illustrating a method of forming device components using an additive sidewall image transfer technique; -
FIGS. 2-4 are schematic diagrams illustrating partially completed devices formed according to the methods ofFIG. 1 or 5; -
FIG. 5 is a schematic flow diagram illustrating a method of forming device components using a subtractive sidewall image transfer -
FIG. 6 is a schematic flow diagram illustrating an embodiment of the method of the invention incorporating an additive sidewall image transfer technique to form device components; -
FIGS. 7-12 are schematic diagrams illustrating partially completed devices formed according to the method illustrated inFIG. 6 ; -
FIG. 13 is a schematic flow diagram illustrating an embodiment of the method of the invention incorporating a subtractive sidewall image transfer technique to form device components; and, -
FIGS. 14-22 are schematic diagrams illustrating partially completed devices formed according to the method illustrated inFIG. 13 . - The embodiments of the invention and the various features and advantageous details thereof are explained more fully with reference to the non-limiting embodiments that are illustrated in the accompanying drawings and detailed in the following description. It should be noted that the features illustrated in the drawings are not necessarily drawn to scale. Descriptions of well-known components and processing techniques are omitted so as to not unnecessarily obscure the embodiments of the invention. The examples used herein are intended merely to facilitate an understanding of ways in which the embodiments of the invention may be practiced and to further enable those of skill in the art to practice the embodiments of the invention. Accordingly, the examples should not be construed as limiting the scope of the invention.
- Previously, sidewall image transfer (SIT) techniques were utilized to address field effect transistor (FET) channel length formation. SIT techniques have not generally been used in production because advances in lithography kept up with scaled device demands. However, recently lithographic advances have not kept up with device demands and, specifically, have not been able to provide enough line width control to meet necessary targets. For example, FinFET device parameters are extremely sensitive to the thickness of the silicon device fin. In order to realize the full potential of FinFETs, the silicon fins must be very thin, e.g., on the same order of thickness as the thickness of a fully-depleted SOI, which can not be achieved by current state of the art photolithographic techniques. Thus, this requirement for very thin very repeatable silicon fins has re-awakened interest in SIT because SIT methods of patterning device components (e.g., fins, gates, etc.) do not rely on photolithography to determine the smallest useable feature size (and tolerance).
- Referring to
FIG. 1 , an exemplary additive SIT comprises defining a mandrel (e.g., a narrow band) across a hard mask on a substrate. Specifically, a multi-layer stack comprising, for example, a substrate with underlying polysilicon for FET gate patterning, a thin dielectric (e.g., nitride) hard mask layer, a thick mandrel (e.g., a polysilicon) layer, and a mandrel mask layer, is patterned and etched using standard lithographic techniques to form the mandrel (100-102) with vertical walls above the hard mask layer. Then, spacers are formed on the hard mask adjacent to the walls of the mandrels (e.g., by depositing a thin conformal oxide or nitride layer and performing an anisotropic etch to remove the conformal oxide or nitride layer from the top of the mandrel layer and from horizontal surfaces) (104-106). The spacer thickness is chosen to be the same as that of the desired width of the final shape (with any etch film erosion factored in). Thus, spacers are formed on the vertical walls of a mandrel and these spacers determine the final pattern widths and tolerances of the components being formed in the substrate. This SIT process generates a continuous loop of spacer material around all of the walls of a mandrel rather than forming discrete segments (108). Thisloop pattern 201 image created from the walls of the mandrel is then transferred (e.g., by reactive ion etching RIE) into the hard mask on the substrate 200 (110, seeFIGS. 2-3 )). The hard mask is used to pattern the components (e.g., fins, gates, etc.) in the substrate. In order to form one or more discrete components in the substrate, as opposed to acontinuous loop 201, an additional etching process must be conducted to remove one or more portions of the hard-mask loop 201 (112). For example, atrim mask 305 can be deposited and patterned to expose theend portions 202 ofhard mask loop 201 and to protect the hardmask side portions 203. Theexposed end portions 202 of thehard mask loop 201 are then removed (i.e., trimmed) to form a hard mask pattern with twodiscrete segments 403 on the substrate 200 (114, seeFIG. 4 ). Lastly, the hard mask pattern is transferred into the substrate to form the discrete component(s) (e.g., fins, electrodes, etc.) (116). - Alternatively, referring to
FIG. 5 , subtractive SIT processing (e.g., as disclosed in U.S. patent application Ser. No. 10/711,458, filed on Sep. 20, 2004, incorporated herein by reference) can be used to form components (e.g., fins, gates, etc.) in a substrate. An exemplary subtractive SIT process begins with a multi-layer stack (e.g., a substrate, a hard mask layer, an oxide layer (to form the mandrel), a COR mask layer and a mandrel mask layer) (500). The mandrel mask layer is patterned photo-lithographically, and employed as a mask to etch the COR mask layer and the oxide layer to form a mandrel with vertical walls (502). Then, the mandrel mask layer is removed. A chemical oxide removal (COR) process is used to undercut (i.e., etch back) the oxide layer (i.e., the mandrel shape) between the COR mask layer and the hard mask layer (504). The difference in location before and after etch-back determines image size and tolerance. Following the COR process, spacer material (e.g., a conformal nitride layer) is deposited (506) and etched (e.g., by directional etch 508) such that nitride spacer material remains below the COR mask layer around the vertical walls of the oxide mandrel. Subtractive SIT processing allows the space between a pair of SIT images formed on opposing walls of a mandrel to be less than the width of the original mandrel. The COR mask layer and oxide mandrel layer are then removed leaving a nitride loop (510) on the hard mask layer. The image of the nitride loop is transferred into the hard mask layer and the nitride loop is stripped (512, seeFIG. 2 ). A trim mask is deposited and patterned to expose portion(s) (e.g., end portions) of the hard mask loop and the exposed portions are trimmed to form a hard mask pattern with distinct segment(s) 403 prior to etching the substrate (514-516, seeFIG. 3 ). Lastly, the pattern is transferred into the substrate to form the discrete component(s) (518). - However, in both additive and subtractive SIT techniques, alignment of the trim mask to the SIT-defined hard mask loop pattern is difficult because the SIT-defined loop has a fixed width, which can be considerably less than typical lithographic dimensions. Additionally, the hard mask pattern is usually formed in only a thin film layer of hard-mask material. This combination of thin film and very narrow image makes “visibility” in lithographic tools difficult. Additionally, when mandrel-mask images are formed on minimum pitch, sidewall image formation can shrink the space between pairs of SIT so much that the use of the SIT pairs becomes impractical. Also, when using subtractive SIT techniques, for sufficiently wide undercuts on sufficiently narrow mandrels, it can become impossible (e.g., due to overlay and image size control limitations) to print trim shapes that reliably expose line segments to be trimmed without danger of also exposing adjacent desired “permanent” fin shapes you need to protect. Thus, there is a need for a sidewall image transfer process (e.g., either an additive or subtractive SIT process) that can effectively and efficiently be used to achieve improved tolerances for ultra thin fin features and/or to form patterns with pitch, as well as width, below that achievable using photo-lithography alone.
- Therefore, disclosed herein are embodiments of patterning methods that may be used to pattern one or more discrete component shapes (e.g., fins, gate electrodes, etc.) into a substrate. In each embodiment alignment is eased because a trim mask is employed when images are much larger and/or are printed in much thicker and more visible films. For example, in an improved additive SIT processing method, a hard mask is trimmed prior to printing the mandrel mask. Similarly, in an improved subtractive SIT processing method, an oxide layer and memory layer that are used to form a mandrel are trimmed and the ends are protected prior to undercutting the mandrel sidewalls and forming the spacers. Additionally, since the trim step is conducted prior to image space manipulation (e.g., due to spacer formation of additive SIT or mandrel undercut of subtractive SIT), a size of the space between components is approximately equal to or greater than lithographic-minimum image sizes (rather than sub-lithographic sizes) so that trim mask alignment requirements can be eased.
- More particularly, in view of the foregoing, disclosed herein are embodiments of a patterning method for forming one or more discrete components (e.g., silicon fins, gate electrodes, etc) in a substrate (see the flow diagrams of
FIGS. 6 and 13 ). Each embodiment of the method incorporates the use of a sidewall image transfer (SIT) technique, either an additive (seeprocess 608 ofFIG. 6 ) or a subtractive (seeprocess 1308 ofFIG. 13 ) SIT technique, to create a pattern in a mask (e.g., a hard mask). The patterned mask is then used to transfer the image into a substrate (e.g., by using a directional etching process) to form one or more discrete components. However, by conducting a trim step prior to performing either the additive or subtractive SIT process, the method of the invention avoids the formation of a loop pattern in the hard mask and, thus, avoids a post-SIT process trim step requiring trim mask alignment to sub-lithographic features. Specifically, such a pre-SIT process trim step avoids having to align a trim mask to features having less than current state of the art minimum lithographic dimensions in order to remove portions (e.g., end portions) of a loop pattern and, thereby, to form a pattern with one or more discrete segments. - Each of the exemplary embodiments of the method described below can be used to form a variety of different components, e.g., silicon fins for fin-type field effect transistors (finFETs), conductors (e.g., gate electrodes) to contact a dielectric layer (e.g., a gate dielectric layer) above active silicon regions in an underlying substrate layer, etc. However, for illustration purposes, the embodiment of
FIG. 6 and the corresponding schematic drawings ofFIGS. 7-12 illustrate the formation of a silicon fin for a finFET. Similarly, for illustration purposes, the embodiment ofFIG. 13 and the corresponding schematic drawings ofFIGS. 7-12 illustrate the formation of a gate electrode to contact a gate dielectric layer adjacent to an active silicon region. As mentioned above, each of the embodiments of the method may be also used to form a pattern with one or more discrete segments rather than a continuous loop. However, for illustration purposes, the exemplary embodiments described below illustrate the formation of a pattern with two discrete segments. Additionally, multiple discrete segments may be formed such that they are oriented at different angles with respect to each other (e.g., parallel, angled, perpendicular, etc.). However, for illustration purposes, the exemplary embodiments described below illustrate the formation of a pattern with discrete parallel segments. - In one embodiment of the invention a patterning method is disclosed that incorporates an additive SIT technique similar to that described above. However, in this embodiment excess hard mask film is removed from undesired areas before depositing and defining the mandrels so that large patterns can be used for alignment. Thus, the thickness of alignment targets remains small, but alignment images can be of conventional size and shape. Specifically, referring to
FIG. 6 , in this embodiment a multi-layer stack is formed on a substrate 701 (600, seeFIG. 7 ). For example, a hard mask layer 710 (i.e., a first mask layer such as a blanket oxide hard mask) can be formed on asubstrate 701 and a trim mask layer 704 (i.e., a second mask layer such as a blanket photo-resist layer or another hard mask layer) can be formed on thehard mask layer 710. The composition of thesubstrate 701 can vary depending upon the type of component being formed. For example, if the SIT process of the method is being used to form a silicon fin for a finFET, then thesubstrate 701 may be formed with asilicon layer 703 above several other layers including asilicon dioxide layer 702, as illustrated inFIG. 7 . Alternatively, if the SIT process is being used to form a conductor (e.g., a gate electrode) to contact a dielectric layer (e.g., a gate dielectric layer) on an active silicon region in the substrate, then amulti-layer substrate 1401, as illustrated inFIG. 14 , can be formed with aconductor layer 1403, adielectric layer 1421 below theconductor layer 1403, and a buriedoxide layer 1402, andactive silicon regions 1420 below thedielectric layer 1421. - The
trim mask layer 704 is patterned lithographically (i.e., printed) (602) to expose one or more selected portions (e.g., the end portions) of thehard mask layer 710. Patterning thetrim mask layer 704 may include aligning the pattern with features in the substrate. For example, if gate electrodes are the components being formed, the trim mask pattern may be aligned with active silicon regions within the substrate so that the gate electrodes are ultimately aligned with the active silicon regions (see discussion below regarding alignment of trim mask to active silicon features as illustrated inFIG. 14 ). Then, thehard mask layer 701 is trimmed (e.g., etched) to remove the exposed selected portion or portions (606). This trimming process reduces the size of the hard mask layer (e.g., the length of the hard mask layer) and exposes portion(s) 713 of the substrate where the selected portion(s) of hard mask were removed (e.g., at both ends 711 of the hard mask layer 710) (seeFIG. 7 ). More importantly, removing the selected portion(s) of thehard mask layer 710 prior to performing the additive SIT process, prevents a complete loop pattern from being formed in thehard mask layer 710 as a result of the subsequent additive SIT process and, specifically, ensures that a pattern with one or more discrete segments is created. For example, if two end portions of the hard mask are removed, then a pattern with two discrete components will be formed vice a continuous loop. Once the selected portion(s) of thehard mask layer 710 are removed, thetrim mask layer 704 is removed. - After the
trim mask layer 704 is removed (606), a SIT process, such as an additive SIT process, (608) is performed. The SIT process (608) comprises forming astructure 805 withvertical walls 821, such as a mandrel, that extends over the remaining hard mask layer 710 (seeFIG. 8 ) and onto the exposedportions 713 of thesubstrate 703. Specifically, themandrel 805 is formed by forming a blanket mandrel layer over thehard mask layer 710 and over the exposed portions of thesubstrate 701. The blanket mandrel layer should comprise a material that can be selectively removed from thehard mask layer 710 and thesubstrate 701. For example, themandrel 805 can be formed using a blanket germanium layer because germanium can be selectively removed from either an oxide hard mask layer or a silicon or oxide substrate without causing damage (atprocess 614, discussed below). A mandrel mask layer 810 (i.e., a third mask layer) is deposited over the mandrel layer (610). Themandrel mask 810 is patterned (i.e., printed) with the shape of thestructure 805, e.g., with a narrow rectangular, trapezoidal or other-shaped band or mandrel, that is aligned with and extends across thehard mask layer 710 and over the exposedportions 713 of the substrate (612). Additionally, themandrel mask 810 is patterned so that after themandrel 805 is etched (at process 614) one or moreexposed sections 830 of thehard mask layer 710 will be adjacent to one or more of the vertical walls of themandrel 821 of the mandrel 805 (612). An etch process is then performed to form themandrel 805, as patterned. For example, a rectangular mandrel can be etched such that the exposed sections of the hard mask layer are adjacent opposing parallel walls of the mandrel, as illustrated inFIG. 8 . The etch needs sufficient overetch to clear anymandrel material 805 along theedges 711 ofhard mask layer 710. Then, themandrel mask 810 is removed (614). - Once the
mandrel 805 is formed, the next step in the SIT process (608), it to form spacer(s) 910 above the exposed section(s) 830 of thehard mask layer 710 that are adjacent to thevertical walls 821 of the mandrel 805 (seeFIG. 9 ). For example, if a rectangular mandrel is formed with parallel sections of the hard mask layer exposed adjacent opposing walls of the mandrel, then two parallel spacers can be formed above the parallel sections of hard mask on the opposing walls, as illustrated inFIG. 9 . The spacer(s) 910 can be formed by depositing a conformal spacer material layer (e.g., a conformal nitride layer) over themandrel 805 and exposed section(s) 830 of thehard mask layer 710 and the exposed substrate 713 (616). An anisotropic etch process, in which etch rate in the direction normal to the surface is much higher than in the direction parallel to the surface, is performed so that spacer(s) 910 remain only above section(s) of thehard mask layer 710 adjacent to thevertical walls 821 of the mandrel (618). The etch needs sufficient overetch to clear anyspacer material 910 along theedges 711 ofhard mask layer 710. Considering both the thickness of the deposited conformal layer and the etch rate in the direction parallel to the surface, the spacer(s) 910 can be formed with apredetermined thickness 912 that is equal to a desired width of the component(s) being formed (e.g., a desired width of a fin or a desired width of a conductor). After the spacer(s) 910 are formed, themandrel 805 is selectively removed off of thehard mask layer 710 and the substrate 701 (e.g., by selectively etching a germanium mandrel using a hydrogen peroxide cleaning solution) such that discrete spacer(s) 910 having apredetermined thickness 912 are left extending across thehard mask layer 710 and on thesubstrate 701 in those areas where selected portions of the hard mask layer were previously trimmed (at process 606) (620, seeFIG. 10 ). - Once the
mandrel 805 is removed (at process 620), thehard mask layer 710 is etched (e.g., by an anisotropic and selective etching process such as a reactive ion etch (RIE) process) to transfer the pattern of the spacer(s) 910 into the hard mask layer 710 (622, seeFIG. 11 ). For example, as illustrated inFIG. 11 , if two parallel spacers are formed (at processes 616-618), then the image of the two parallel spacers is transferred into the hard mask. Specifically, during the etching process, section(s) of thehard mask layer 710 are masked (i.e., protected) by the spacer(s) 910 so that a pattern with one or morediscrete segments 1110 is created from thehard mask layer 710. - Once the pattern is formed in the
hard mask layer 710, another etching process (e.g., another anisotropic and selective etching process) is performed to transfer the pattern of thehard mask layer 710 into the substrate to create the one or more discrete components 1210 (624, seeFIG. 12 ). Specifically, during the etching process, section(s) of the substrate are masked (i.e., protected) by the remaining discrete segment(s) 1110 of thehard mask layer 710 so that discrete component(s) 1210 are created from thesubstrate 701. For example, a pattern that is formed in thehard mask layer 710 can protect portions of asilicon substrate 701 during the etching process such thatdiscrete silicon fins 1210 are formed for a fin-type field effect transistor. Alternatively, a pattern that is formed in the hard mask layer and previously aligned by the second mask layer over an active silicon region within a buried oxide layer of the substrate (seeFIG. 22 ) can protect portions of a conductor layer of the substrate during the etching process such that discrete gate electrodes are formed in the substrate and extend to a gate dielectric layer adjacent to the active silicon region. - In another embodiment of the invention, a method is disclosed that incorporates the use of a subtractive SIT technique similar to that described above. However, in this embodiment the selected walls of the mandrel are masked to prevent etch-back of the oxide layer at the masked walls so that the final line width in those areas will be zero (i.e., no lines will form). As with the previously described embodiment, the thickness of alignment targets thus remains small, but alignment images can be of conventional size and shape. Specifically, referring to
FIG. 13 , the method comprises forming a multi-layer stack on a substrate 1401 (1300, seeFIG. 14 ). For example, a hard mask layer 1404 (i.e., a first mask layer) is formed on asubstrate 1401, amemory layer 1405 is formed on thehard mask layer 1404, anoxide layer 1406 is formed on thememory layer 1405 and a trim mask layer 1407 (i.e., a second mask layer) is formed on theoxide layer 1407. As with the previously described embodiment, the composition of thesubstrate 1401 can vary depending upon the type of component being formed. For example, if the SIT process is being used to form a silicon fin for a finFET, then the substrate may be formed with a silicon layer above several other layers including a silicon dioxide layer (as illustrated inFIG. 7 ). Alternatively, if the SIT process is being used to form a conductor (e.g., a gate electrode) to contact a dielectric layer (e.g., a gate dielectric layer) on an active silicon region in the substrate, then amulti-layer substrate 1401 can be formed with aconductor layer 1403, adielectric layer 1421 below theconductor layer 1403, a buriedoxide layer 1402, andactive silicon regions 1420 below thedielectric layer 1421. Thehard mask layer 1404 should be formed of a material that is capable of withstanding a subsequent chemical oxide removal (COR) process (see discussion ofprocess 1314 below) without damage. For example, thehard mask layer 1404 can comprise a nitride layer. Thememory layer 1405 should also be formed of a material that is capable of withstanding the COR process and also capable of being etched selectively over thehard mask layer 1401. For example, thememory layer 1405 can be formed of a blanket polysilicon film layer. Theoxide layer 1406 is used to form the mandrel and can comprise a blanket layer of any silicon dioxide (SiO2)-based material. Lastly, thetrim mask layer 1407 can comprise a photo-resist layer, another hard mask layer, or any other suitable material for forming a trim mask. - The
trim mask layer 1407 is patterned (1302) (i.e., printed) to expose a selected portion or portions (e.g., end portions) of theoxide layer 1406 above thememory layer 1405. Patterning thetrim mask layer 1407 may also include aligning the pattern of the trim mask with features of the substrate. For example, if gate electrodes are being formed, the trim mask pattern may be aligned with theactive silicon regions 1420 within the substrate so that the gate electrodes when formed are ultimately aligned with theactive silicon regions 1420. Then, the selected portion(s) of theoxide layer 1406 and thememory layer 1405 below are removed (i.e., trimmed by using, e.g., an etching process) (1306). This trimming process (1306) reduces the size of theoxide 1406 andmemory 1405 layers (e.g., the length of the layers). Additionally, this trimming process (1306) exposes bothportions 1413 of thehard mask 1404 and selectedside edges 1411 of theoxide 1406 andmemory 1405 layers adjacent to the exposedportions 1413 of the hard mask layer. Thetrim mask layer 1407 is then removed (1306). - After the
trim mask layer 1407 is removed (at process 1306), a SIT process, such as a subtractive SIT process, is performed (1308). Specifically, a mandrel mask layer 1510 (i.e., a third mask layer) is formed (e.g., deposited) over theoxide layer 1406 and onto the exposedportions 1413 of thehard mask 1404 such that the selectedside edges 1411 of theoxide layer 1406 andmemory layer 1405 are covered (1310). For example, if atprocess 1306 end portions of the oxide and memory layers are exposed and removed, themandrel mask layer 1510 is deposited over theoxide layer 1406 and onto the exposed end portions 14123 of the hard mask layer such that selectededges 1411 of theoxide 1406 andmemory 1405 layers are covered and protected (1310, seeFIG. 15 ). Themandrel mask layer 1510 is patterned (i.e., printed) in order to form astructure 1515 having vertical walls 1512 (e.g., a narrow rectangular, trapezoidal or other-shaped band or mandrel). Themandrel 1515 is selectively etched to thehard mask layer 1404 such that the selectedside edges 1411 of the memory layer and oxide layer remain covered by the mandrel mask, such thatadditional portions 1413 of thehard mask layer 1404 are exposed, and such that unprotected side edges 1511 of thememory layer 1406 andoxide layer 1405 are exposed at one or more of the vertical walls 1512 (1312). Themandrel mask 1510 functions as a diffusion-block or chemical-block during subsequent processing steps and, specifically, should be formed of a material that has a predetermined thickness and is capable of withstanding a subsequent COR process (e.g., a 200-400 nm photoresist material). Specifically, themandrel mask 1510 protects the selectededges 1411 of theoxide layer 1406 from etch back during the subsequent subtractive sidewall image process so that a pattern can be created with discrete segments in thehard mask layer 1404. - Once the
mandrel 1515 is formed, a COR process, e.g., as illustrated in U.S. patent application Ser. No. 10/711,458, is performed to etch back the unprotected side edges 1511 of theoxide layer 1406 at the vertical wall(s) 1512 beneath themandrel mask layer 1510 and to thereby expose one or moreouter margins 1605 of the memory layer 1405 (1314, seeFIG. 16 ). The COR process (1314) is a plasma-free/damage-free chemical etch which can be used to etch SiO2-based materials without damaging other material such as a nitride hard mask layer or a photoresist third mask layer. During the COR process, the top surface and selectedside edges 1411 of theoxide layer 1406 are protected by themandrel mask layer 1510, thereby, preventing exposure of a complete loop pattern of the outer margins of thememory layer 1405 as theoxide layer 1406 is etched back. The unprotected side edges 1511 are etched back a predetermined distance 1630 (equal to a desired width of the components being formed) in order to expose only the outer margin(s) 1605 of thememory layer 1405 below the unprotected edges 1511 of the oxide layer. - For example, end portions of the oxide layer and memory layer can be removed at process 1304 and a rectangular mandrel can be formed across the oxide layer such that selected side edges at the opposing ends of the rectangular mandrel are protected by the mandrel mask at
process 1310. Atprocess 1314 unprotected side edges of the oxide layer would be etched back at opposing sidewalls of the mandrel, leaving parallel outer margins of the memory layer exposed. However, the memory layer at the protected ends would remain covered by the oxide layer. Thus, subsequent processing will result in a pattern with discrete parallel segments (as opposed to a loop), each having a width equal to the desired width of the component. - After the (COR) process (1314), the mandrel mask layer is removed (see
FIG. 17 ) and the exposed outer margin(s) 1605 of thememory layer 1405 are protected (1316, seeFIG. 18 ). Specifically, to protect the exposed outer margin(s) 1605 of thememory layer 1405, a blanket planarization material 1840 (e.g., a polymer) is deposited over the exposedportions 1413 of thehard mask layer 1404, over the exposed outer margin(s) 1605 of the memory layer and over theoxide layer 1406. Theplanarization material 1840 is then etched or developed back to expose atop surface 1806 of the oxide layer (1318). - Once the outer margin(s) 1605 of the
memory layer 1405 are protected and the top surface of the oxide layer is exposed (see processes 1316-1318), theoxide layer 1406 is removed (e.g., by a wet etch employing buffered hydrofluoric acid (HF)) (1320, seeFIG. 19 ). Removing theoxide layer 1406 exposes a remaining portion 1905 (e.g., a center portion) of the memory layer, while leaving the outer margin(s) 1605 protected. This remainingportion 1905 of the memory layer is then selectively removed (e.g., by RIE) (1322, seeFIG. 20 ). Theplanarization material 1840 is then removed (at process 1322) (i.e., stripped) revealing only discrete segment(s) of thememory layer 1405 corresponding to the outer margin(s) 1605 (seeFIG. 21 ). - Once the planarization material is removed, the
hard mask layer 1404 is etched (e.g., by an anisotropic and selective etching process such as a reactive ion etch (RIE) process) to transfer the pattern of the outer margin(s) 1605 of the memory layer into the hard mask layer 1404 (1324). Specifically, during the etching (at process 1324), section(s) of thehard mask layer 1404 are masked (i.e., protected) by the discrete segment(s) of thememory layer 1405 corresponding to the outer margin(s) 1605 so that a pattern with discrete segment(s) 2004 is created in thehard mask layer 1404. - As with the previously described embodiment, once the pattern is formed in the
hard mask layer 1404 an etching process (e.g., an anisotropic and selective etching process) is performed to transfer the pattern of thehard mask layer 1404 into thesubstrate 1401 to create discrete components 2003 (1326, seeFIG. 22 ). Specifically, during the etching (at process 1326), sections of thesubstrate 1401 are masked (i.e., protected) by the remainingdiscrete segments 2004 of thehard mask layer 1404 so that thediscrete components 2003 are created in thesubstrate 1401. For example, a pattern that is formed in the hard mask layer can protect portions of a silicon substrate during the etching process such that discrete silicon fins are formed for a fin-type field effect transistor (seeFIG. 12 ). Alternatively, as illustrated inFIG. 22 , a pattern that is formed in thehard mask layer 1404 and previously aligned by the second mask layer over anactive silicon region 1420 within a buriedoxide layer 1402 of the substrate can protect portions of a conductor layer of the substrate during the etching process such thatdiscrete gate electrodes 2003 are formed and extend to agate dielectric layer 1421 adjacent to theactive silicon region 1420. - Therefore, disclosed herein are embodiments of patterning method that may be used to pattern one or more discrete component shapes (e.g., fins, gate electrodes, etc.) into a substrate. In each embodiment alignment requirements are eased because a trim mask is employed when images are much larger and/or are printed in much thicker and more visible films. By conducting a trim step prior to performing either the additive or subtractive SIT process, the method of the invention avoids the formation of a loop pattern in the hard mask and, thus, avoids a post-SIT process trim step requiring alignment of a trim mask to sub-lithographic features to form a hard mask pattern with the discrete segments. In one embodiment a hard mask is trimmed prior to conducting an additive SIT process so that a loop pattern is not formed. In another embodiment an oxide layer and memory layer that are used to form a mandrel are trimmed prior to the conducting a subtractive SIT process. A mask is then used to protect the portions of the mandrel during etch back of the oxide layer so that a loop pattern is not formed.
- The foregoing description of the specific embodiments will so fully reveal the general nature of the invention that others can, by applying current knowledge, readily modify and/or adapt for various applications such specific embodiments without departing from the generic concept, and, therefore, such adaptations and modifications should and are intended to be comprehended within the meaning and range of equivalents of the disclosed embodiments. It is to be understood that the phraseology or terminology employed herein is for the purpose of description and not of limitation. Therefore, while the invention has been described in terms of embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.
Claims (18)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/456,282 US20120208356A1 (en) | 2005-09-14 | 2012-04-26 | Device component forming method with a trim step prior to sidewall image transfer (SIT) processing |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/226,726 US7381655B2 (en) | 2005-09-14 | 2005-09-14 | Mandrel/trim alignment in SIT processing |
US12/062,618 US8183159B2 (en) | 2005-09-14 | 2008-04-04 | Device component forming method with a trim step prior to sidewall image transfer (SIT) processing |
US13/456,282 US20120208356A1 (en) | 2005-09-14 | 2012-04-26 | Device component forming method with a trim step prior to sidewall image transfer (SIT) processing |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/062,618 Continuation US8183159B2 (en) | 2005-09-14 | 2008-04-04 | Device component forming method with a trim step prior to sidewall image transfer (SIT) processing |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120208356A1 true US20120208356A1 (en) | 2012-08-16 |
Family
ID=37855726
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/226,726 Expired - Fee Related US7381655B2 (en) | 2005-09-14 | 2005-09-14 | Mandrel/trim alignment in SIT processing |
US12/062,618 Expired - Fee Related US8183159B2 (en) | 2005-09-14 | 2008-04-04 | Device component forming method with a trim step prior to sidewall image transfer (SIT) processing |
US13/456,282 Abandoned US20120208356A1 (en) | 2005-09-14 | 2012-04-26 | Device component forming method with a trim step prior to sidewall image transfer (SIT) processing |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/226,726 Expired - Fee Related US7381655B2 (en) | 2005-09-14 | 2005-09-14 | Mandrel/trim alignment in SIT processing |
US12/062,618 Expired - Fee Related US8183159B2 (en) | 2005-09-14 | 2008-04-04 | Device component forming method with a trim step prior to sidewall image transfer (SIT) processing |
Country Status (1)
Country | Link |
---|---|
US (3) | US7381655B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120142182A1 (en) * | 2006-01-31 | 2012-06-07 | International Business Machines Corporation | Microelectronic structure by selective deposition |
US9064813B2 (en) | 2013-04-19 | 2015-06-23 | International Business Machines Corporation | Trench patterning with block first sidewall image transfer |
KR20160095454A (en) * | 2015-02-03 | 2016-08-11 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7265013B2 (en) * | 2005-09-19 | 2007-09-04 | International Business Machines Corporation | Sidewall image transfer (SIT) technologies |
US7439135B2 (en) * | 2006-04-04 | 2008-10-21 | International Business Machines Corporation | Self-aligned body contact for a semiconductor-on-insulator trench device and method of fabricating same |
KR20080012055A (en) * | 2006-08-02 | 2008-02-11 | 주식회사 하이닉스반도체 | Method for forming mask pattern |
US7692254B2 (en) * | 2007-07-16 | 2010-04-06 | International Business Machines Corporation | Fin-type field effect transistor structure with merged source/drain silicide and method of forming the structure |
US7851865B2 (en) * | 2007-10-17 | 2010-12-14 | International Business Machines Corporation | Fin-type field effect transistor structure with merged source/drain silicide and method of forming the structure |
US8455364B2 (en) * | 2009-11-06 | 2013-06-04 | International Business Machines Corporation | Sidewall image transfer using the lithographic stack as the mandrel |
US7993999B2 (en) * | 2009-11-09 | 2011-08-09 | International Business Machines Corporation | High-K/metal gate CMOS finFET with improved pFET threshold voltage |
US8621398B2 (en) * | 2010-05-14 | 2013-12-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Automatic layout conversion for FinFET device |
US8476160B2 (en) | 2010-10-27 | 2013-07-02 | International Business Machines Corporation | Sublithographic patterning employing image transfer of a controllably damaged dielectric sidewall |
US8883649B2 (en) | 2011-03-23 | 2014-11-11 | International Business Machines Corporation | Sidewall image transfer process |
US8580692B2 (en) | 2011-06-29 | 2013-11-12 | International Business Machines Corporation | Film stack including metal hardmask layer for sidewall image transfer fin field effect transistor formation |
US8586482B2 (en) | 2011-06-29 | 2013-11-19 | International Business Machines Corporation | Film stack including metal hardmask layer for sidewall image transfer fin field effect transistor formation |
US8557675B2 (en) | 2011-11-28 | 2013-10-15 | Globalfoundries Inc. | Methods of patterning features in a structure using multiple sidewall image transfer technique |
US8633055B2 (en) | 2011-12-13 | 2014-01-21 | International Business Machines Corporation | Graphene field effect transistor |
US8881066B2 (en) * | 2011-12-29 | 2014-11-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mandrel modification for achieving single fin fin-like field effect transistor (FinFET) device |
US8669186B2 (en) | 2012-01-26 | 2014-03-11 | Globalfoundries Inc. | Methods of forming SRAM devices using sidewall image transfer techniques |
US8741776B2 (en) * | 2012-02-07 | 2014-06-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Patterning process for fin-like field effect transistor (finFET) device |
US8796134B2 (en) * | 2012-02-15 | 2014-08-05 | Samsung Electronics Co., Ltd. | Methods of forming integrated circuit devices using modified rectangular mask patterns to increase reliability of contacts to electrically conductive lines |
US8603893B1 (en) * | 2012-05-17 | 2013-12-10 | GlobalFoundries, Inc. | Methods for fabricating FinFET integrated circuits on bulk semiconductor substrates |
US9318330B2 (en) | 2012-12-27 | 2016-04-19 | Renesas Electronics Corporation | Patterning process method for semiconductor devices |
GB201313054D0 (en) * | 2013-07-22 | 2013-09-04 | Bergen Teknologioverforing As | Method of forming a desired pattern on a substrate |
US9123772B2 (en) * | 2013-10-02 | 2015-09-01 | GlobalFoundries, Inc. | FinFET fabrication method |
US9318323B2 (en) | 2013-10-18 | 2016-04-19 | Globalfoundries Inc. | Semiconductor devices with graphene nanoribbons |
US9236269B2 (en) | 2014-04-23 | 2016-01-12 | Globalfoundries Inc. | Field effect transistor (FinFET) device with a planar block area to enable variable Fin pitch and width |
US9601345B2 (en) | 2015-03-27 | 2017-03-21 | International Business Machines Corporation | Fin trimming in a double sit process |
US9946827B2 (en) | 2015-07-16 | 2018-04-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and structure for mandrel and spacer patterning |
US10347487B2 (en) | 2017-11-14 | 2019-07-09 | Micron Technology, Inc. | Cell contact |
US11587782B2 (en) * | 2018-11-30 | 2023-02-21 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor arrangement and method for making |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6365456B1 (en) * | 1999-02-26 | 2002-04-02 | Stmicroelectronics, S.R.L. | Process for manufacturing semiconductor integrated memory devices with cells matrix having virtual ground |
US20030027059A1 (en) * | 2001-07-31 | 2003-02-06 | Giorgio Schweeger | Method for producing a mask and method for fabricating a semiconductor device |
US20030216018A1 (en) * | 2002-05-17 | 2003-11-20 | Mitsubishi Denki Kabushiki Kaisha | Manufacturing method of semiconductor device |
US20050009305A1 (en) * | 2003-06-26 | 2005-01-13 | International Business Machines Corporation | Method of forming freestanding semiconductor layer |
US20050112862A1 (en) * | 2003-11-21 | 2005-05-26 | International Business Machines Corporation | Crystallographic Modification of Hard mask Properties |
US20050199920A1 (en) * | 2004-03-11 | 2005-09-15 | Deok-Hyung Lee | Fin field effect transistors with low resistance contact structures and methods of manufacturing the same |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6087263A (en) * | 1998-01-29 | 2000-07-11 | Micron Technology, Inc. | Methods of forming integrated circuitry and integrated circuitry structures |
US6566759B1 (en) | 1999-08-23 | 2003-05-20 | International Business Machines Corporation | Self-aligned contact areas for sidewall image transfer formed conductors |
US6368982B1 (en) * | 2000-11-15 | 2002-04-09 | Advanced Micro Devices, Inc. | Pattern reduction by trimming a plurality of layers of different handmask materials |
US6492212B1 (en) * | 2001-10-05 | 2002-12-10 | International Business Machines Corporation | Variable threshold voltage double gated transistors and method of fabrication |
US6995412B2 (en) * | 2002-04-12 | 2006-02-07 | International Business Machines Corporation | Integrated circuit with capacitors having a fin structure |
US6642090B1 (en) * | 2002-06-03 | 2003-11-04 | International Business Machines Corporation | Fin FET devices from bulk semiconductor and method for forming |
KR100466312B1 (en) * | 2002-08-07 | 2005-01-13 | 삼성전자주식회사 | Method of manufacturing semiconductor device having an ONO layer |
US6888187B2 (en) * | 2002-08-26 | 2005-05-03 | International Business Machines Corporation | DRAM cell with enhanced SER immunity |
US6780694B2 (en) * | 2003-01-08 | 2004-08-24 | International Business Machines Corporation | MOS transistor |
US6875703B1 (en) * | 2004-01-20 | 2005-04-05 | International Business Machines Corporation | Method for forming quadruple density sidewall image transfer (SIT) structures |
US7279375B2 (en) * | 2005-06-30 | 2007-10-09 | Intel Corporation | Block contact architectures for nanoscale channel transistors |
-
2005
- 2005-09-14 US US11/226,726 patent/US7381655B2/en not_active Expired - Fee Related
-
2008
- 2008-04-04 US US12/062,618 patent/US8183159B2/en not_active Expired - Fee Related
-
2012
- 2012-04-26 US US13/456,282 patent/US20120208356A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6365456B1 (en) * | 1999-02-26 | 2002-04-02 | Stmicroelectronics, S.R.L. | Process for manufacturing semiconductor integrated memory devices with cells matrix having virtual ground |
US20030027059A1 (en) * | 2001-07-31 | 2003-02-06 | Giorgio Schweeger | Method for producing a mask and method for fabricating a semiconductor device |
US20030216018A1 (en) * | 2002-05-17 | 2003-11-20 | Mitsubishi Denki Kabushiki Kaisha | Manufacturing method of semiconductor device |
US20050009305A1 (en) * | 2003-06-26 | 2005-01-13 | International Business Machines Corporation | Method of forming freestanding semiconductor layer |
US20050112862A1 (en) * | 2003-11-21 | 2005-05-26 | International Business Machines Corporation | Crystallographic Modification of Hard mask Properties |
US20050199920A1 (en) * | 2004-03-11 | 2005-09-15 | Deok-Hyung Lee | Fin field effect transistors with low resistance contact structures and methods of manufacturing the same |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120142182A1 (en) * | 2006-01-31 | 2012-06-07 | International Business Machines Corporation | Microelectronic structure by selective deposition |
US8697561B2 (en) * | 2006-01-31 | 2014-04-15 | International Business Machines Corporation | Microelectronic structure by selective deposition |
US9064813B2 (en) | 2013-04-19 | 2015-06-23 | International Business Machines Corporation | Trench patterning with block first sidewall image transfer |
KR20160095454A (en) * | 2015-02-03 | 2016-08-11 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
US9564340B2 (en) | 2015-02-03 | 2017-02-07 | Samsung Electronics Co., Ltd. | Method of manufacturing semiconductor device |
KR102347185B1 (en) | 2015-02-03 | 2022-01-04 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
US8183159B2 (en) | 2012-05-22 |
US20080188080A1 (en) | 2008-08-07 |
US20070059891A1 (en) | 2007-03-15 |
US7381655B2 (en) | 2008-06-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8183159B2 (en) | Device component forming method with a trim step prior to sidewall image transfer (SIT) processing | |
USRE49794E1 (en) | SRAM design to facilitate single fin cut in double sidewall image transfer process | |
US8455364B2 (en) | Sidewall image transfer using the lithographic stack as the mandrel | |
US6500756B1 (en) | Method of forming sub-lithographic spaces between polysilicon lines | |
CN110739210B (en) | Semiconductor structure and forming method thereof | |
KR100640640B1 (en) | Method of forming fine pattern of semiconductor device using fine pitch hardmask | |
KR101091298B1 (en) | Methods to reduce the critical dimension of semiconductor devices and partially fabricated semiconductor devices having reduced critical dimensions | |
TWI416634B (en) | Method of forming an integrated circuit structure | |
US7087532B2 (en) | Formation of controlled sublithographic structures | |
US9224617B2 (en) | Forming cross-coupled line segments | |
US8586482B2 (en) | Film stack including metal hardmask layer for sidewall image transfer fin field effect transistor formation | |
US8192641B2 (en) | Methods for fabricating non-planar electronic devices having sidewall spacers formed adjacent selected surfaces | |
US20170125414A1 (en) | Trench silicide contacts with high selectivity process | |
US7699996B2 (en) | Sidewall image transfer processes for forming multiple line-widths | |
US9536987B2 (en) | Line-end cutting method for fin structures of FinFETs formed by double patterning technology | |
US20020043690A1 (en) | Fabrication of deep submicron structures and quantum wire transistors using hard-mask transistor width definition | |
US20110318931A1 (en) | Method of Forming a Micro-Pattern for Semiconductor Devices | |
US20140048804A1 (en) | Fin structure formation including partial spacer removal | |
US8580692B2 (en) | Film stack including metal hardmask layer for sidewall image transfer fin field effect transistor formation | |
KR100574971B1 (en) | Semiconductor device having multi-gate structure and method of manufacturing the same | |
US20180151371A1 (en) | Semiconductor device and fabrication method thereof | |
US5942787A (en) | Small gate electrode MOSFET | |
CN108573864B (en) | Substantially defect free polysilicon gate array | |
CN113394092B (en) | Semiconductor structure and forming method thereof | |
CN117116754A (en) | Method for manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
AS | Assignment |
Owner name: ALSEPHINA INNOVATIONS INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049709/0871 Effective date: 20181126 |