US20110306203A1 - Interconnect structure and method of manufacturing a damascene structure - Google Patents
Interconnect structure and method of manufacturing a damascene structure Download PDFInfo
- Publication number
- US20110306203A1 US20110306203A1 US13/218,035 US201113218035A US2011306203A1 US 20110306203 A1 US20110306203 A1 US 20110306203A1 US 201113218035 A US201113218035 A US 201113218035A US 2011306203 A1 US2011306203 A1 US 2011306203A1
- Authority
- US
- United States
- Prior art keywords
- zone
- ruthenium
- tantalum
- barrier layer
- ald
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28556—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
- H01L21/28562—Selective deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76846—Layer combinations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76855—After-treatment introducing at least one additional element into the layer
- H01L21/76856—After-treatment introducing at least one additional element into the layer by treatment in plasmas or gaseous environments, e.g. nitriding a refractory metal liner
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76861—Post-treatment or after-treatment not introducing additional chemical elements into the layer
- H01L21/76862—Bombardment with particles, e.g. treatment in noble gas plasmas; UV irradiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
- H01L21/76873—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
- H01L21/76874—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for electroless plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/10—Applying interconnections to be used for carrying current between separate components within a device
- H01L2221/1068—Formation and after-treatment of conductors
- H01L2221/1073—Barrier, adhesion or liner layers
- H01L2221/1084—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
- H01L2221/1089—Stacks of seed layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- Semiconductor devices such as transistors, are commonly formed on the surface of a single crystal silicon wafer and can include multiple levels of patterned and interconnected layers. After the fabrication of the active devices has been completed, they are wired into a desired circuit configuration by forming multiple layers of interconnect lines, contacts, vias and dielectric layers.
- an interconnect structure is provided.
- a layer of dielectric material has at least one opening and a first barrier layer on sidewalls defining the opening.
- a ruthenium- and oxygen-containing second barrier layer overlays the first barrier layer, the second barrier layer having a ruthenium zone, a ruthenium oxide zone, and a ruthenium-rich zone.
- the ruthenium zone is interposed between the first barrier layer and the ruthenium oxide zone.
- the ruthenium oxide zone is interposed between the ruthenium zone and the ruthenium-rich zone.
- an interconnect structure is provided.
- a layer of dielectric material has at least one opening and a tantalum- and nitrogen-containing first barrier layer on sidewalls defining the opening.
- the first barrier layer has a tantalum-rich zone and a tantalum nitride zone, the nitrogen content of the tantalum nitride zone being greater than the nitrogen content of the tantalum-rich zone.
- the tantalum nitride zone is interposed between the dielectric material and the tantalum-rich zone.
- a ruthenium- and oxygen-containing second barrier layer overlays the first barrier layer, the second barrier layer having a ruthenium zone, a ruthenium oxide zone, and a ruthenium-rich zone.
- the ruthenium zone is interposed between the tantalum-rich zone and the ruthenium oxide zone.
- the ruthenium oxide zone is interposed between the ruthenium zone and the ruthenium-rich zone.
- a method of manufacturing a damascene structure is provided.
- at least one opening is formed in a dielectric material.
- Sidewalls defining the opening are coated with a tantalum- and nitrogen-containing first barrier layer.
- the first barrier layer is treated to form a tantalum-rich zone and a tantalum nitride zone.
- the nitrogen content of the tantalum nitride zone is greater than the nitrogen content of the tantalum-rich zone.
- the tantalum nitride zone is interposed between the dielectric material and the tantalum-rich zone.
- the first barrier layer is coated with a ruthenium-containing second barrier layer.
- the second barrier layer is treated to form a ruthenium oxide zone and a ruthenium zone, the ruthenium zone interposed between the tantalum-rich zone and the ruthenium oxide zone.
- the ruthenium oxide zone is treated to form a ruthenium-rich zone, the ruthenium oxide zone interposed between the ruthenium zone and ruthenium-rich zone.
- FIG. 1 is a flow chart illustrating an exemplary embodiment of a method of making a damascene structure.
- FIGS. 2-9 are cross-sectional views of an exemplary embodiment of a method of manufacturing a damascene structure, including an opening formed in a dielectric material and including coating and treating steps.
- FIG. 10 is a simplified schematic view of a modular process tool with a controlled atmosphere.
- Propagation delay is proportional to the product of the resistance of a metal interconnect line (R) and the capacitance of the interlevel dielectric insulation material (C) (also referred to as RC delay).
- R metal interconnect line
- C interlevel dielectric insulation material
- Al aluminum
- other dielectric materials such as organosilicate glass (OSG), organosilicate glass (OSG), tetraethylorthosilicate (TEOS), fluorinated silica glass (FSG) and carbon-doped oxides, are also gaining interest as alternatives to silicon oxide (k ⁇ 4.0).
- any damascene process involving copper includes the formation of a diffusion barrier layer to encapsulate the copper interconnect lines.
- FIG. 1 is an exemplary embodiment of a damascene manufacturing process.
- an opening is formed in a dielectric layer. This is typically performed by patterning openings in a mask layer, such as photoresist, on a dielectric layer in the shape of a trench, contact, or via, followed by wet or dry etching.
- the dielectric material is a low-k dielectric (k ⁇ 3.0), such as k less than 2.5, less than 2.0, or less than 1.5.
- a barrier material is deposited to form a layer on at least the sidewalls defining the opening in the dielectric layer.
- One or more barrier layers can be formed to protect the dielectric material adjacent to the copper interconnects from being poisoned by copper atoms diffusing from the copper interconnect into the adjacent dielectric material. For example, the diffusion of copper atoms into the dielectric layer(s) can either cause short circuiting or undesirable increase in the dielectric constant.
- a seed layer is deposited over the barrier material to line the inner walls of the opening (e.g., trench, contact, or via).
- a copper seed layer is beneficial in promoting good adhesion and establishing good electrical contact between the interconnect lines.
- a copper seed layer can be formed by any suitable deposition technique, such as chemical vapor deposition (CVD) or the like.
- CVD chemical vapor deposition
- the opening is filled with a bulk metal.
- an electroless or electroplated copper process can be used for gapfill.
- step 50 the structure is planarized to remove the excess portion of the conductive material by any suitable technique such as chemical mechanical planarization (CMP) or an etch-back process.
- CMP chemical mechanical planarization
- the damascene manufacturing process can either be a single or double (dual) damascene process.
- the via-first approach or the trench-first approach can be used.
- the diffusion barrier material can prevent the migration of copper atoms into the surrounding dielectric material, as well as have a low solubility with copper, without forming any intermetallic compounds.
- exemplary barrier materials include tantalum (Ta), tantalum nitride (TaN), ruthenium (Ru), ruthenium oxide (RuO x ) and alloys thereof.
- Other candidate materials for diffusion barriers can also include chromium (Cr), molybdenum (Mo), tungsten (W), and rhenium (Re).
- the barrier material can be coated by physical vapor deposition (PVD), atomic layer deposition (ALD), or the like.
- PVD Physical vapor deposition
- the atoms or molecules can either be produced by evaporation from a source or directing energetic gaseous ions at a source (or target) to sputter the atoms or molecules. These atoms or molecules impinge and condense on the surface of a substrate to form a thin film.
- PVD is performed in the presence of a reactive gas, a compound is deposited on the substrate (e.g., deposition of Ta in a nitrogen atmosphere forms TaN).
- This deposition technique offers the ability to conformally and uniformly coat openings with lower aspect ratios (less than 2).
- the aspect ratios of openings such as trenches, contacts, or vias, for interconnect lines continue to increase (e.g., greater than 2).
- PVD is used to coat openings with a higher aspect ratio, difficulties may arise in achieving a uniform coating thickness.
- one of the remaining challenges in depositing barrier layers in high aspect ratio openings is the ability to coat a conformal barrier layer in such openings.
- Atomic layer deposition is an emerging technology that offers the ability to conformally coat openings with higher aspect ratios (greater than 2).
- ALD is a self-limiting coating technique in which reactants are introduced into a deposition chamber, a single precursor at a time, to react and form a thin film.
- a first precursor is pulsed into the chamber, saturating the surface of the substrate, followed by the removal of any excess precursor through the introduction of a purging gas.
- a second precursor is then pulsed into the chamber, reacting with the first precursor, forming a single monolayer of the thin film.
- the excess second precursor and any reaction products are removed, through the introduction of a purging gas.
- the process can be repeated a desired number of times until a desired film thickness is achieved.
- tantalum, tantalum nitride, ruthenium, and ruthenium oxide are excellent barrier materials, if the surface of the barrier layer is not properly controlled to prevent oxidation before and during deposition of the seed layer, the structure may delaminate, regardless of the deposition technique used.
- tantalum is susceptible to the formation of tantalum oxide.
- barrier layers of different materials may be incompatible with copper as a seed layer, due to poor adhesion characteristics.
- tantalum nitride and ruthenium oxide tend to function poorly as adhesion layers for the overlying deposition of copper.
- tantalum nitride an overlying tantalum layer, which adheres to both tantalum nitride and copper must applied.
- ruthenium oxide an overlying ruthenium layer, which adheres to both ruthenium oxide and copper can be formed over the ruthenium oxide layer.
- FIG. 2 is an exemplary embodiment of an interconnect structure in which dielectric layer 70 is deposited on a substrate 60 .
- dielectric layer 70 can be deposited by CVD or using a spin-on technique.
- Substrate 60 can be a single crystal silicon wafer.
- dielectric layer 70 is a low-k dielectric (k ⁇ 3.0), such as k less than 2.5, less than 2.0, or less than 1.5.
- suitable low-k dielectric materials include SiO 2 /siloxane derivatives such as F- and C-doped organosilicate glass (OSG) oxides, such as FLOWFILL® (manufactured by Trikon), BLACK DIAMOND® (manufactured by Applied Materials), CORAL® (manufactured by Novellus), AURORA® (manufactured by ASMI), organic polymers, such as JSR® (manufactured by JSR) and SiLK® (manufactured by Dow Chemical), or mesoporous glass, engineered with porogens to enhance the low-k characteristics.
- OSG organosilicate glass
- JSR® manufactured by JSR
- SiLK® manufactured by Dow Chemical
- a masking layer such as a photoresist layer (not shown), can be deposited and patterned over dielectric layer 70 , followed by etching to form opening 80 .
- opening 80 can either be a via, a contact, or a trench.
- first barrier layer 90 is deposited on at least the sidewall surfaces of the opening 80 in dielectric 70 . If the opening 80 has a relatively higher aspect ratio (i.e., greater than 2), first barrier layer 90 is preferably deposited using the ALD technique. By depositing one monolayer of first barrier layer material 90 at a time, ALD offers the ability to deposit nearly perfect conformal films.
- exemplary suitable barrier materials include tantalum (Ta), tantalum nitride (TaN) or any combination thereof. In one embodiment, TaN is initially deposited by ALD as first barrier layer 90 at a thickness between about 20 ⁇ and 40 ⁇ .
- tantalum precursors are pulsed into a reaction chamber, which is maintained at a pressure of about 100 mTorr to about 3 Torr.
- the substrate is heated to a temperature of about 150° C. to about 300° C.
- the pulse time can range from about 100 milliseconds to about 3 seconds, such that at least the sidewall surfaces of opening 80 are saturated with a monolayer of tantalum precursor.
- the reaction chamber is purged with argon gas, for example, followed by the introduction of a nitrogen-containing gas, with a similar pulse time as for the tantalum precursor.
- the tantalum precursor and the nitrogen-containing gas react to form an atomically-thin, conformal layer of tantalum nitride.
- ALD deposition techniques can include thermal ALD, plasma enhanced ALD, or hot filament ALD.
- Plasma enhanced ALD can include both direct and remote plasmas.
- tantalum precursors can include pentakis (ethylmethylamino) tantalum (PEMAT), pentakis (diethylamino) tantalum (PDEAT), pentakis (dimethylamino) tantalum (PDMAT), t-butylimino tris(diethylamino) tantalum (TBTDET), t-butylimino tri-(ethylmethylamino) tantalum (TBTEMT), tantalum halides (i.e., tantalum pentafluoride, tantalum pentachloride, tantalum pentabromide) and derivatives thereof.
- nitrogen-containing gases can include ammonia or N,N-dimethylhydrazine.
- tantalum- and nitrogen-containing first barrier layer 90 is subjected to hydrogen reduction to create a tantalum-rich zone 90 B (i.e., Ta x N y with x>y) and a tantalum nitride zone 90 A.
- tantalum-rich zone 90 B overlays tantalum nitride zone 90 A, the tantalum nitride zone 90 A being interposed between the dielectric material 70 and the tantalum-rich zone 90 B.
- the nitrogen content of the tantalum nitride zone 90 A is greater than the nitrogen content of the tantalum-rich zone 90 B.
- the tantalum-rich zone 90 B improves the adhesion of first barrier layer 90 to any overlying metals, such as ruthenium or copper, for example.
- Hydrogen reduction can either be performed by thermal reduction or by exposure to a hydrogen-containing plasma, described below.
- the tantalum- and nitrogen-containing first barrier layer 90 can be plasma treated such as in an inductively coupled or remote source (downstream) plasma apparatus to form a tantalum-rich zone in the tantalum nitride (such as tantalum-rich zone 90 A).
- Process gases for the plasma treatment can include hydrogen (H 2 ), ammonia (NH 3 ), and an inert carrier gas, such as argon (Ar) or helium (He), with a total gas flow rate from about 100 sccm to about 500 sccm.
- the flow rate of the hydrogen can range from about 100 sccm to about 200 sccm.
- the flow rate of ammonia can be up to about 100 sccm.
- the flow rate of the inert gas can be up to about 500 sccm.
- the chamber pressure can be in the range from about 5 mTorr to about 50 mTorr, with a wafer temperature in the range from about 10° C. to about 200° C.
- the treatment time can range from about 15 seconds to about 150 seconds, preferably about 75 seconds.
- a radio-frequency (RF) power between about 200 W to about 2,000 W can be applied at a frequency of about 2 MHz to about 27.3 MHz.
- a RF bias power can be applied to the wafer by a bottom electrode, up to about 100 W, at an RF frequency of 400 kHz to about 27.3 MHz. For a 200 mm diameter wafer, up to 50 W bias power can be applied.
- heavier inert gases, such as argon should be excluded from the process gases, because sputtering effects could damage thinner tantalum nitride layers.
- the tantalum nitride can be treated in a capacitively coupled parallel-plate plasma apparatus.
- Process gases can include hydrogen (H 2 ), ammonia (NH 3 ), and helium (He) with a total gas flow ranging from about 100 sccm to about 1,000 sccm.
- the chamber pressure can range from about 100 mTorr to about 500 mTorr, with a wafer temperature ranging from about 10° C. to about 200° C.
- an RF power between about 100 W to about 1,000 W can be applied at a frequency of about 13.56 MHz to about 60 MHz.
- An RF bias power up to about 200 W, and at a frequency between about 400 kHz to about 2 MHz can be applied.
- heavier inert gases such as argon, should be excluded from the process gases, because sputtering effects could damage thinner tantalum nitride layers.
- the tantalum nitride can be treated in a downstream or remote plasma processing apparatus.
- process gases include hydrogen (H 2 ), ammonia (NH 3 ), helium (He), and argon (Ar) with a total gas flow from about 100 sccm to about 2000 sccm.
- the process pressure can range from about 0.5 Torr to about 2 Torr, with a process temperature ranging from about 20° C. to about 200° C.
- An RF power between about 500 W to about 2,500 W can be applied at a frequency of about 400 kHz to about 2.56 MHz. Due to the remote plasma source, thinner tantalum nitride layers will not be sputtered by heavier elements, such as argon.
- the tantalum-rich zone 90 B is preferably kept in a controlled atmosphere (i.e. a low oxygen environment, such as a vacuum atmosphere) prior to depositing any overlying film.
- a controlled atmosphere i.e. a low oxygen environment, such as a vacuum atmosphere
- second barrier layer 100 can be deposited over first barrier layer 90 to further enhance the barrier properties.
- second barrier layer 100 can be an oxygen diffusion reducing material, such as ruthenium. If the opening 80 has a relatively high aspect ratio (e.g., greater than 2), second barrier layer 100 is preferably deposited using the ALD technique. In one embodiment, ruthenium is initially deposited by ALD as second barrier layer 100 at a thickness between about 20 ⁇ to about 40 ⁇ .
- ruthenium precursors are pulsed into a reaction chamber, which is maintained at a pressure of about 100 mTorr to about 3 Torr.
- the substrate is heated to a temperature of about 150° C. to about 300° C.
- the pulse time can range from about 100 milliseconds to about 3 seconds, such that the substrate surface is saturated with a monolayer of ruthenium precursor.
- the reaction chamber is purged with an inert gas (e.g., argon), followed by the introduction of hydrogen (H 2 ) gas, with a similar pulse time as used for the ruthenium precursor.
- the ruthenium precursor and the hydrogen gas reacts to form an atomically-thin, conformal layer of ruthenium.
- ALD deposition techniques can include thermal ALD, plasma enhanced ALD, or hot filament ALD.
- Plasma enhanced ALD can include both direct and remote plasmas.
- ammonia (NH 3 ) can be used as a hydrogen source to react with the ruthenium precursor.
- ruthenium precursors include bis(cyclopentadienyl) ruthenium (RuCp 2 ), bis(ethylcyclopentadienyl) ruthenium (Ru(CpEt) 2 ) or derivatives thereof.
- ruthenium oxide is a poor catalytic surface for any subsequent electroless copper plating.
- ruthenium oxide can provide enhanced diffusion barrier properties to copper migration, in comparison to ruthenium. This barrier effect is due to the reduction in copper diffusion along the grain boundaries in ruthenium oxide.
- one approach is the formation of a Ru/RuO x /Ru composite as second barrier layer 100 .
- This composite second barrier layer 100 offers: (i) protection of the underlying Ta or TaN layer from oxidation; (ii) improved barrier properties of ruthenium oxide; and (iii) the appropriate catalytic surface for subsequent electroless copper plating.
- Ruthenium-containing second barrier layer 100 is subjected to oxidation to create a ruthenium oxide zone 100 B and ruthenium zone 100 A. As illustrated in FIG. 6 , ruthenium oxide 100 B overlays ruthenium zone 100 A, the ruthenium zone 100 A being interposed between the first barrier layer 90 and ruthenium oxide zone 100 B.
- the thickness of ruthenium oxide zone 100 B can range from about 10 ⁇ to about 15 ⁇ .
- the ruthenium oxide zone 100 B improves diffusion barrier properties to copper migrating, as described above.
- oxidation techniques include plasma treatment with oxygen (O 2 ), carbon monoxide (CO), or carbon dioxide (CO 2 ) process gases, either individually or in combination.
- oxygen oxygen
- CO carbon monoxide
- CO 2 carbon dioxide
- one or more dilution gases such as helium or argon may be added to the process gas.
- the plasma processing can be performed in an inductively coupled plasma apparatus, capacitively coupled plasma apparatus, a downstream plasma apparatus, or the like.
- ruthenium oxide zone 100 B is next subjected to hydrogen reduction to create ruthenium-rich zone 100 C.
- the oxygen content of the ruthenium oxide zone 100 B is greater than the oxygen content of the ruthenium-rich zone 100 C.
- ruthenium-rich zone 100 C can be ruthenium metal.
- ruthenium-rich zone 100 C overlays ruthenium oxide zone 100 B, the ruthenium oxide zone 100 B interposed between ruthenium zone 100 A and ruthenium-rich zone 100 C.
- the thickness of ruthenium-rich zone 100 C can be about a monolayer in thickness. In another embodiment, the thickness of ruthenium zone 100 C can range from about 5 ⁇ to about 10 ⁇ .
- the ruthenium-rich zone 100 C provides the appropriate catalytic surface for subsequent electroless copper plating, as described above.
- Hydrogen reduction of ruthenium oxide can either be performed by thermal reduction or by exposure to a hydrogen-containing plasma, similar to the methods described above for reducing tantalum nitride.
- hydrogen reduction techniques include plasma treatment with hydrogen (H 2 ), ammonia (NH 3 ), helium (He), or argon (Ar) process gases, either individually or in combination.
- the plasma processing can be performed in an inductively coupled plasma apparatus, capacitively coupled plasma apparatus, a downstream plasma apparatus, or the like.
- a copper seed layer 110 is deposited over ruthenium-rich zone 100 C.
- copper seed layer 110 can be deposited using PVD or electroless plating techniques.
- the opening 80 is filled with a bulk metal 120 to form the interconnect structure, as illustrated in FIG. 9 .
- opening can be filled with copper bulk metal 120 , using copper electroless or electroplating process. The details for the electroless copper plating process are described in commonly-assigned U.S. patent application Ser. No. 11/461,415, entitled “System and Method for Forming Patterned Copper Lines Through Electroless Copper Plating,” the entire content of which is hereby incorporated by reference.
- any excess bulk metal 120 can be removed by planarization techniques, such as chemical mechanical polishing (CMP) or etch-back.
- CMP chemical mechanical polishing
- control over interfacial properties allows the formation of a high-quality interface.
- One approach for controlling interface quality is reducing the exposure of as-deposited or as-treated layers to an oxygen-containing ambient.
- One approach is performing all process steps (e.g., ALD, plasma treatment) within an atmospherically-controlled modular process tool to minimize oxygen exposure.
- ALD atomic layer deposition
- This modular process tool is also described in commonly-assigned U.S. patent application Ser. No. 11/461,415 and commonly-assigned U.S. patent application Ser. No. 11/514,038, entitled “Process and System for Engineering a Barrier Surface for Copper Deposition,” the entire content of which is hereby incorporated by reference.
- FIG. 11 illustrates a simplified schematic of modular process tool 200 with transfer chamber 210 connected to processing chambers 220 - 270 .
- Transfer chamber 210 has a controlled atmosphere and can either be maintained at a low-pressure or filled with an inert gas (e.g., helium, nitrogen or argon).
- Transfer chamber 210 can also be equipped with robotics to transfer wafers between each of the processing chambers 220 - 270 .
- processing chambers 220 - 270 can be: (i) an ALD reactor 220 for the deposition of tantalum nitride; (ii) hydrogen reduction chamber 230 (i.e, thermal reduction chamber or hydrogen-containing plasma processing apparatus); (iii) an ALD reactor 240 for the deposition of ruthenium; (iv) oxidation chamber 250 (i.e., oxygen-containing plasma processing apparatus); (v) a copper seed layer deposition chamber 260 (i.e., PVD) and/or (vi) electroless copper plating system 270 .
- ALD reactor 220 for the deposition of tantalum nitride
- hydrogen reduction chamber 230 i.e, thermal reduction chamber or hydrogen-containing plasma processing apparatus
- an ALD reactor 240 for the deposition of ruthenium
- oxidation chamber 250 i.e., oxygen-containing plasma processing apparatus
- a copper seed layer deposition chamber 260 i.e., PVD
- electroless copper plating system 270 electroless copper plating
- the oxidation of a tantalum-containing barrier layer can be detrimental due to poor adhesion of overlying metals.
- tantalum oxide is difficult to reduce to its metallic state.
- the wafer can be transferred to a separate chamber for hydrogen reduction using the robotics system in transfer chamber 210 .
- the wafer can be transferred to ALD reactor 240 for the deposition of an overlying ruthenium barrier layer 100 . Because the substrate is transferred through transfer chamber 210 , under a controlled atmosphere (e.g., low-oxygen content) oxidation of tantalum- and nitrogen-containing first barrier layer 90 and tantalum-rich zone 90 B can be minimized.
- a controlled atmosphere e.g., low-oxygen content
Abstract
An interconnect structure is provided, including a layer of dielectric material having at least one opening and a first barrier layer on sidewalls defining the opening. A ruthenium-containing second barrier layer overlays the first barrier layer, the second barrier layer having a ruthenium zone, a ruthenium oxide zone, and a ruthenium-rich zone. The ruthenium zone is interposed between the first barrier layer and the ruthenium oxide zone. The ruthenium oxide zone is interposed between the ruthenium zone and the ruthenium-rich zone.
Description
- Semiconductor devices, such as transistors, are commonly formed on the surface of a single crystal silicon wafer and can include multiple levels of patterned and interconnected layers. After the fabrication of the active devices has been completed, they are wired into a desired circuit configuration by forming multiple layers of interconnect lines, contacts, vias and dielectric layers.
- In an embodiment, an interconnect structure is provided. A layer of dielectric material has at least one opening and a first barrier layer on sidewalls defining the opening. A ruthenium- and oxygen-containing second barrier layer overlays the first barrier layer, the second barrier layer having a ruthenium zone, a ruthenium oxide zone, and a ruthenium-rich zone. The ruthenium zone is interposed between the first barrier layer and the ruthenium oxide zone. The ruthenium oxide zone is interposed between the ruthenium zone and the ruthenium-rich zone.
- In an embodiment, an interconnect structure is provided. A layer of dielectric material has at least one opening and a tantalum- and nitrogen-containing first barrier layer on sidewalls defining the opening. The first barrier layer has a tantalum-rich zone and a tantalum nitride zone, the nitrogen content of the tantalum nitride zone being greater than the nitrogen content of the tantalum-rich zone. The tantalum nitride zone is interposed between the dielectric material and the tantalum-rich zone. A ruthenium- and oxygen-containing second barrier layer overlays the first barrier layer, the second barrier layer having a ruthenium zone, a ruthenium oxide zone, and a ruthenium-rich zone. The ruthenium zone is interposed between the tantalum-rich zone and the ruthenium oxide zone. The ruthenium oxide zone is interposed between the ruthenium zone and the ruthenium-rich zone.
- A method of manufacturing a damascene structure is provided. In an embodiment, at least one opening is formed in a dielectric material. Sidewalls defining the opening are coated with a tantalum- and nitrogen-containing first barrier layer. The first barrier layer is treated to form a tantalum-rich zone and a tantalum nitride zone. The nitrogen content of the tantalum nitride zone is greater than the nitrogen content of the tantalum-rich zone. The tantalum nitride zone is interposed between the dielectric material and the tantalum-rich zone. The first barrier layer is coated with a ruthenium-containing second barrier layer. The second barrier layer is treated to form a ruthenium oxide zone and a ruthenium zone, the ruthenium zone interposed between the tantalum-rich zone and the ruthenium oxide zone. The ruthenium oxide zone is treated to form a ruthenium-rich zone, the ruthenium oxide zone interposed between the ruthenium zone and ruthenium-rich zone.
-
FIG. 1 is a flow chart illustrating an exemplary embodiment of a method of making a damascene structure. -
FIGS. 2-9 are cross-sectional views of an exemplary embodiment of a method of manufacturing a damascene structure, including an opening formed in a dielectric material and including coating and treating steps. -
FIG. 10 is a simplified schematic view of a modular process tool with a controlled atmosphere. - As the dimensions of microelectronic devices continue to decrease, the time delay for the propagation of a signal between multiple transistors (propagation delay) has become an increasingly important parameter in determining device performance. Propagation delay is proportional to the product of the resistance of a metal interconnect line (R) and the capacitance of the interlevel dielectric insulation material (C) (also referred to as RC delay). Thus, to minimize propagation delay, it is beneficial to incorporate an insulating material with a low dielectric constant material in combination with a high conductivity metal (or low resistivity metal). Copper (Cu) has gained considerable interest as a metal for interconnect lines, as an alternative to the more conventional aluminum (Al) interconnect metal (R=3.0-5.0 μΩ-cm), because of its lower resistivity value (R<2 μΩ-cm). Likewise, other dielectric materials, such as organosilicate glass (OSG), organosilicate glass (OSG), tetraethylorthosilicate (TEOS), fluorinated silica glass (FSG) and carbon-doped oxides, are also gaining interest as alternatives to silicon oxide (k≈4.0).
- However, prior to the successful implementation of copper as an interconnect material, several obstacles must be overcome. First, because copper does not readily form volatile by-products, conventional or subtractive etching techniques are inadequate. Thus, damascene manufacturing processes are necessary to form patterned copper interconnect lines, which involve depositing conductive material in previously patterned openings (e.g., trenches, contacts, or vias). Second, because copper diffuses readily in silicon and many dielectric materials surrounding metal interconnects, short circuiting or degradation of electrical properties can occur. Thus, any damascene process involving copper includes the formation of a diffusion barrier layer to encapsulate the copper interconnect lines.
-
FIG. 1 is an exemplary embodiment of a damascene manufacturing process. Instep 10, an opening is formed in a dielectric layer. This is typically performed by patterning openings in a mask layer, such as photoresist, on a dielectric layer in the shape of a trench, contact, or via, followed by wet or dry etching. Preferably, the dielectric material is a low-k dielectric (k<3.0), such as k less than 2.5, less than 2.0, or less than 1.5. Instep 20, a barrier material is deposited to form a layer on at least the sidewalls defining the opening in the dielectric layer. One or more barrier layers can be formed to protect the dielectric material adjacent to the copper interconnects from being poisoned by copper atoms diffusing from the copper interconnect into the adjacent dielectric material. For example, the diffusion of copper atoms into the dielectric layer(s) can either cause short circuiting or undesirable increase in the dielectric constant. - After the deposition of at least one barrier layer, in
step 30, a seed layer is deposited over the barrier material to line the inner walls of the opening (e.g., trench, contact, or via). For example, for a copper interconnect material, a copper seed layer is beneficial in promoting good adhesion and establishing good electrical contact between the interconnect lines. A copper seed layer can be formed by any suitable deposition technique, such as chemical vapor deposition (CVD) or the like. Instep 40, the opening is filled with a bulk metal. For a copper interconnect structure, an electroless or electroplated copper process can be used for gapfill. - In
step 50, the structure is planarized to remove the excess portion of the conductive material by any suitable technique such as chemical mechanical planarization (CMP) or an etch-back process. - The damascene manufacturing process can either be a single or double (dual) damascene process. For the latter process, either the via-first approach or the trench-first approach can be used.
- Ideally, the diffusion barrier material can prevent the migration of copper atoms into the surrounding dielectric material, as well as have a low solubility with copper, without forming any intermetallic compounds. Exemplary barrier materials include tantalum (Ta), tantalum nitride (TaN), ruthenium (Ru), ruthenium oxide (RuOx) and alloys thereof. Other candidate materials for diffusion barriers can also include chromium (Cr), molybdenum (Mo), tungsten (W), and rhenium (Re). For example, the barrier material can be coated by physical vapor deposition (PVD), atomic layer deposition (ALD), or the like.
- Physical vapor deposition (PVD) is a coating technique characterized by the evaporation of atoms or molecules from a source under low pressure. The atoms or molecules can either be produced by evaporation from a source or directing energetic gaseous ions at a source (or target) to sputter the atoms or molecules. These atoms or molecules impinge and condense on the surface of a substrate to form a thin film. If PVD is performed in the presence of a reactive gas, a compound is deposited on the substrate (e.g., deposition of Ta in a nitrogen atmosphere forms TaN). This deposition technique offers the ability to conformally and uniformly coat openings with lower aspect ratios (less than 2).
- As the dimensions of transistor devices continue to shrink, the aspect ratios of openings, such as trenches, contacts, or vias, for interconnect lines continue to increase (e.g., greater than 2). When PVD is used to coat openings with a higher aspect ratio, difficulties may arise in achieving a uniform coating thickness. Thus, one of the remaining challenges in depositing barrier layers in high aspect ratio openings is the ability to coat a conformal barrier layer in such openings.
- Atomic layer deposition (ALD) is an emerging technology that offers the ability to conformally coat openings with higher aspect ratios (greater than 2). ALD is a self-limiting coating technique in which reactants are introduced into a deposition chamber, a single precursor at a time, to react and form a thin film. A first precursor is pulsed into the chamber, saturating the surface of the substrate, followed by the removal of any excess precursor through the introduction of a purging gas. A second precursor is then pulsed into the chamber, reacting with the first precursor, forming a single monolayer of the thin film. The excess second precursor and any reaction products are removed, through the introduction of a purging gas. The process can be repeated a desired number of times until a desired film thickness is achieved.
- Although tantalum, tantalum nitride, ruthenium, and ruthenium oxide are excellent barrier materials, if the surface of the barrier layer is not properly controlled to prevent oxidation before and during deposition of the seed layer, the structure may delaminate, regardless of the deposition technique used. For example, tantalum is susceptible to the formation of tantalum oxide. Although copper adheres well to tantalum, copper layers often delaminate if formed over tantalum oxide, resulting in degradation of the interconnect. Once formed, tantalum oxide is difficult to reduce to its metallic state. Thus, it is highly desirable that throughout the deposition process, the exposure to an oxygen ambient be carefully controlled.
- Additionally, barrier layers of different materials may be incompatible with copper as a seed layer, due to poor adhesion characteristics. For example, tantalum nitride and ruthenium oxide tend to function poorly as adhesion layers for the overlying deposition of copper. In the case of tantalum nitride, an overlying tantalum layer, which adheres to both tantalum nitride and copper must applied. Likewise, in the case of ruthenium oxide, an overlying ruthenium layer, which adheres to both ruthenium oxide and copper can be formed over the ruthenium oxide layer.
-
FIG. 2 is an exemplary embodiment of an interconnect structure in whichdielectric layer 70 is deposited on asubstrate 60. For example,dielectric layer 70 can be deposited by CVD or using a spin-on technique.Substrate 60 can be a single crystal silicon wafer. Preferably,dielectric layer 70 is a low-k dielectric (k<3.0), such as k less than 2.5, less than 2.0, or less than 1.5. Examples of suitable low-k dielectric materials include SiO2/siloxane derivatives such as F- and C-doped organosilicate glass (OSG) oxides, such as FLOWFILL® (manufactured by Trikon), BLACK DIAMOND® (manufactured by Applied Materials), CORAL® (manufactured by Novellus), AURORA® (manufactured by ASMI), organic polymers, such as JSR® (manufactured by JSR) and SiLK® (manufactured by Dow Chemical), or mesoporous glass, engineered with porogens to enhance the low-k characteristics. Higher dielectric constant materials (k=3.8-4.0) can also be used for contact layers, including borophosphosilicate glass (BPSG) and tetraethylorthosilicate (TEOS). A masking layer, such as a photoresist layer (not shown), can be deposited and patterned overdielectric layer 70, followed by etching to formopening 80. In an exemplary embodiment, opening 80 can either be a via, a contact, or a trench. - As seen in
FIG. 3 , afirst barrier layer 90 is deposited on at least the sidewall surfaces of theopening 80 indielectric 70. If theopening 80 has a relatively higher aspect ratio (i.e., greater than 2),first barrier layer 90 is preferably deposited using the ALD technique. By depositing one monolayer of firstbarrier layer material 90 at a time, ALD offers the ability to deposit nearly perfect conformal films. For copper interconnects, exemplary suitable barrier materials include tantalum (Ta), tantalum nitride (TaN) or any combination thereof. In one embodiment, TaN is initially deposited by ALD asfirst barrier layer 90 at a thickness between about 20 Å and 40 Å. - For depositing tantalum nitride by ALD, tantalum precursors are pulsed into a reaction chamber, which is maintained at a pressure of about 100 mTorr to about 3 Torr. The substrate is heated to a temperature of about 150° C. to about 300° C. The pulse time can range from about 100 milliseconds to about 3 seconds, such that at least the sidewall surfaces of opening 80 are saturated with a monolayer of tantalum precursor. The reaction chamber is purged with argon gas, for example, followed by the introduction of a nitrogen-containing gas, with a similar pulse time as for the tantalum precursor. The tantalum precursor and the nitrogen-containing gas react to form an atomically-thin, conformal layer of tantalum nitride. Excess gases and reaction products are removed when the reaction chamber is purged with an inert gas (e.g., argon). The cycle can be repeated until the appropriate thickness of tantalum nitride is achieved. ALD deposition techniques can include thermal ALD, plasma enhanced ALD, or hot filament ALD. Plasma enhanced ALD can include both direct and remote plasmas.
- Examples of tantalum precursors can include pentakis (ethylmethylamino) tantalum (PEMAT), pentakis (diethylamino) tantalum (PDEAT), pentakis (dimethylamino) tantalum (PDMAT), t-butylimino tris(diethylamino) tantalum (TBTDET), t-butylimino tri-(ethylmethylamino) tantalum (TBTEMT), tantalum halides (i.e., tantalum pentafluoride, tantalum pentachloride, tantalum pentabromide) and derivatives thereof. Examples of nitrogen-containing gases can include ammonia or N,N-dimethylhydrazine.
- As shown in
FIG. 4 , tantalum- and nitrogen-containingfirst barrier layer 90 is subjected to hydrogen reduction to create a tantalum-rich zone 90B (i.e., TaxNy with x>y) and atantalum nitride zone 90A. As illustrated inFIG. 4 , tantalum-rich zone 90B overlaystantalum nitride zone 90A, thetantalum nitride zone 90A being interposed between thedielectric material 70 and the tantalum-rich zone 90B. The nitrogen content of thetantalum nitride zone 90A is greater than the nitrogen content of the tantalum-rich zone 90B. The tantalum-rich zone 90B improves the adhesion offirst barrier layer 90 to any overlying metals, such as ruthenium or copper, for example. Hydrogen reduction can either be performed by thermal reduction or by exposure to a hydrogen-containing plasma, described below. - In an exemplary embodiment, the tantalum- and nitrogen-containing
first barrier layer 90 can be plasma treated such as in an inductively coupled or remote source (downstream) plasma apparatus to form a tantalum-rich zone in the tantalum nitride (such as tantalum-rich zone 90A). Process gases for the plasma treatment can include hydrogen (H2), ammonia (NH3), and an inert carrier gas, such as argon (Ar) or helium (He), with a total gas flow rate from about 100 sccm to about 500 sccm. The flow rate of the hydrogen can range from about 100 sccm to about 200 sccm. The flow rate of ammonia can be up to about 100 sccm. The flow rate of the inert gas can be up to about 500 sccm. The chamber pressure can be in the range from about 5 mTorr to about 50 mTorr, with a wafer temperature in the range from about 10° C. to about 200° C. The treatment time can range from about 15 seconds to about 150 seconds, preferably about 75 seconds. To generate the plasma, a radio-frequency (RF) power between about 200 W to about 2,000 W can be applied at a frequency of about 2 MHz to about 27.3 MHz. - For hydrogen or hydrogen/helium plasmas generated in an inductively coupled plasma apparatus, a RF bias power can be applied to the wafer by a bottom electrode, up to about 100 W, at an RF frequency of 400 kHz to about 27.3 MHz. For a 200 mm diameter wafer, up to 50 W bias power can be applied. However, when applying a RF bias power, heavier inert gases, such as argon, should be excluded from the process gases, because sputtering effects could damage thinner tantalum nitride layers.
- In an alternative embodiment, the tantalum nitride can be treated in a capacitively coupled parallel-plate plasma apparatus. Process gases can include hydrogen (H2), ammonia (NH3), and helium (He) with a total gas flow ranging from about 100 sccm to about 1,000 sccm. The chamber pressure can range from about 100 mTorr to about 500 mTorr, with a wafer temperature ranging from about 10° C. to about 200° C. To generate the plasma, an RF power between about 100 W to about 1,000 W can be applied at a frequency of about 13.56 MHz to about 60 MHz. An RF bias power, up to about 200 W, and at a frequency between about 400 kHz to about 2 MHz can be applied. However, when applying a RF bias power, heavier inert gases, such as argon, should be excluded from the process gases, because sputtering effects could damage thinner tantalum nitride layers.
- In another embodiment, the tantalum nitride can be treated in a downstream or remote plasma processing apparatus. For such treatments, process gases include hydrogen (H2), ammonia (NH3), helium (He), and argon (Ar) with a total gas flow from about 100 sccm to about 2000 sccm. The process pressure can range from about 0.5 Torr to about 2 Torr, with a process temperature ranging from about 20° C. to about 200° C. An RF power between about 500 W to about 2,500 W can be applied at a frequency of about 400 kHz to about 2.56 MHz. Due to the remote plasma source, thinner tantalum nitride layers will not be sputtered by heavier elements, such as argon.
- Once the tantalum-
rich zone 90B has been created withinbarrier layer 90, an overlying layer is immediately deposited to prevent the formation of tantalum oxide. To prevent formation of tantalum oxide, the tantalum-rich zone 90B is preferably kept in a controlled atmosphere (i.e. a low oxygen environment, such as a vacuum atmosphere) prior to depositing any overlying film. - As illustrated in
FIG. 5 , second barrier layer 100 can be deposited overfirst barrier layer 90 to further enhance the barrier properties. For example, second barrier layer 100 can be an oxygen diffusion reducing material, such as ruthenium. If theopening 80 has a relatively high aspect ratio (e.g., greater than 2), second barrier layer 100 is preferably deposited using the ALD technique. In one embodiment, ruthenium is initially deposited by ALD as second barrier layer 100 at a thickness between about 20 Å to about 40 Å. - For depositing ruthenium by ALD, ruthenium precursors are pulsed into a reaction chamber, which is maintained at a pressure of about 100 mTorr to about 3 Torr. The substrate is heated to a temperature of about 150° C. to about 300° C. The pulse time can range from about 100 milliseconds to about 3 seconds, such that the substrate surface is saturated with a monolayer of ruthenium precursor. The reaction chamber is purged with an inert gas (e.g., argon), followed by the introduction of hydrogen (H2) gas, with a similar pulse time as used for the ruthenium precursor. The ruthenium precursor and the hydrogen gas reacts to form an atomically-thin, conformal layer of ruthenium. Excess gases and reaction products are removed when the reaction chamber is purged with an inert gas (e.g., argon). The cycle can be repeated until the appropriate ruthenium thickness is achieved. ALD deposition techniques can include thermal ALD, plasma enhanced ALD, or hot filament ALD. Plasma enhanced ALD can include both direct and remote plasmas. Alternatively, ammonia (NH3) can be used as a hydrogen source to react with the ruthenium precursor.
- Examples of ruthenium precursors include bis(cyclopentadienyl) ruthenium (RuCp2), bis(ethylcyclopentadienyl) ruthenium (Ru(CpEt)2) or derivatives thereof.
- As described above, ruthenium oxide is a poor catalytic surface for any subsequent electroless copper plating. However, ruthenium oxide can provide enhanced diffusion barrier properties to copper migration, in comparison to ruthenium. This barrier effect is due to the reduction in copper diffusion along the grain boundaries in ruthenium oxide. Thus, one approach is the formation of a Ru/RuOx/Ru composite as second barrier layer 100. This composite second barrier layer 100 offers: (i) protection of the underlying Ta or TaN layer from oxidation; (ii) improved barrier properties of ruthenium oxide; and (iii) the appropriate catalytic surface for subsequent electroless copper plating.
- Ruthenium-containing second barrier layer 100 is subjected to oxidation to create a
ruthenium oxide zone 100B andruthenium zone 100A. As illustrated inFIG. 6 ,ruthenium oxide 100B overlaysruthenium zone 100A, theruthenium zone 100A being interposed between thefirst barrier layer 90 andruthenium oxide zone 100B. For example, the thickness ofruthenium oxide zone 100B can range from about 10 Å to about 15 Å. Theruthenium oxide zone 100B improves diffusion barrier properties to copper migrating, as described above. - In an exemplary embodiment, oxidation techniques include plasma treatment with oxygen (O2), carbon monoxide (CO), or carbon dioxide (CO2) process gases, either individually or in combination. Optionally, one or more dilution gases, such as helium or argon may be added to the process gas. The plasma processing can be performed in an inductively coupled plasma apparatus, capacitively coupled plasma apparatus, a downstream plasma apparatus, or the like.
- Referring to
FIG. 7 ,ruthenium oxide zone 100B is next subjected to hydrogen reduction to create ruthenium-rich zone 100C. As a results of the hydrogen reduction, the oxygen content of theruthenium oxide zone 100B is greater than the oxygen content of the ruthenium-rich zone 100C. In one embodiment, ruthenium-rich zone 100C can be ruthenium metal. As shown, ruthenium-rich zone 100C overlaysruthenium oxide zone 100B, theruthenium oxide zone 100B interposed betweenruthenium zone 100A and ruthenium-rich zone 100C. For example, the thickness of ruthenium-rich zone 100C can be about a monolayer in thickness. In another embodiment, the thickness ofruthenium zone 100C can range from about 5 Å to about 10 Å. The ruthenium-rich zone 100C provides the appropriate catalytic surface for subsequent electroless copper plating, as described above. - Hydrogen reduction of ruthenium oxide can either be performed by thermal reduction or by exposure to a hydrogen-containing plasma, similar to the methods described above for reducing tantalum nitride. In an exemplary embodiment, hydrogen reduction techniques include plasma treatment with hydrogen (H2), ammonia (NH3), helium (He), or argon (Ar) process gases, either individually or in combination. The plasma processing can be performed in an inductively coupled plasma apparatus, capacitively coupled plasma apparatus, a downstream plasma apparatus, or the like.
- As illustrated in
FIG. 8 , acopper seed layer 110 is deposited over ruthenium-rich zone 100C. For example,copper seed layer 110 can be deposited using PVD or electroless plating techniques. Following the deposition ofcopper seed layer 110, theopening 80 is filled with abulk metal 120 to form the interconnect structure, as illustrated inFIG. 9 . For example, opening can be filled withcopper bulk metal 120, using copper electroless or electroplating process. The details for the electroless copper plating process are described in commonly-assigned U.S. patent application Ser. No. 11/461,415, entitled “System and Method for Forming Patterned Copper Lines Through Electroless Copper Plating,” the entire content of which is hereby incorporated by reference. - As illustrated in
FIG. 10 , anyexcess bulk metal 120 can be removed by planarization techniques, such as chemical mechanical polishing (CMP) or etch-back. - As described above, control over interfacial properties, including control over oxidation, allows the formation of a high-quality interface. One approach for controlling interface quality is reducing the exposure of as-deposited or as-treated layers to an oxygen-containing ambient. One approach is performing all process steps (e.g., ALD, plasma treatment) within an atmospherically-controlled modular process tool to minimize oxygen exposure. This modular process tool is also described in commonly-assigned U.S. patent application Ser. No. 11/461,415 and commonly-assigned U.S. patent application Ser. No. 11/514,038, entitled “Process and System for Engineering a Barrier Surface for Copper Deposition,” the entire content of which is hereby incorporated by reference.
-
FIG. 11 illustrates a simplified schematic ofmodular process tool 200 withtransfer chamber 210 connected to processing chambers 220-270.Transfer chamber 210 has a controlled atmosphere and can either be maintained at a low-pressure or filled with an inert gas (e.g., helium, nitrogen or argon).Transfer chamber 210 can also be equipped with robotics to transfer wafers between each of the processing chambers 220-270. In an exemplary configuration, processing chambers 220-270 can be: (i) anALD reactor 220 for the deposition of tantalum nitride; (ii) hydrogen reduction chamber 230 (i.e, thermal reduction chamber or hydrogen-containing plasma processing apparatus); (iii) anALD reactor 240 for the deposition of ruthenium; (iv) oxidation chamber 250 (i.e., oxygen-containing plasma processing apparatus); (v) a copper seed layer deposition chamber 260 (i.e., PVD) and/or (vi) electrolesscopper plating system 270. By implementing the process steps illustrated inFIGS. 2-9 in situ usingmodular process tool 200, oxidation of as-deposited or as-treated metals can be minimized. Thus, all coating and treating is performed while maintaining the semiconductor substrate in a vacuum environment. - As described above, the oxidation of a tantalum-containing barrier layer can be detrimental due to poor adhesion of overlying metals. Moreover, tantalum oxide is difficult to reduce to its metallic state. For example, after forming tantalum- and nitrogen-containing
first barrier layer 90 in anALD reactor 220, the wafer can be transferred to a separate chamber for hydrogen reduction using the robotics system intransfer chamber 210. Likewise, after tantalum- and nitrogen-containingfirst barrier layer 90 is subjected to hydrogen reduction to create a tantalum-rich zone 90B inhydrogen reduction chamber 230, the wafer can be transferred toALD reactor 240 for the deposition of an overlying ruthenium barrier layer 100. Because the substrate is transferred throughtransfer chamber 210, under a controlled atmosphere (e.g., low-oxygen content) oxidation of tantalum- and nitrogen-containingfirst barrier layer 90 and tantalum-rich zone 90B can be minimized. - While the invention has been described in detail with reference to specific embodiments thereof, it will be apparent to those skilled in the art that various changes and modifications can be made, and equivalents employed, without departing from the scope of the appended claims.
Claims (20)
1. (canceled)
2. (canceled)
3. (canceled)
4. (canceled)
5. (canceled)
6. (canceled)
7. (canceled)
8. (canceled)
9. (canceled)
10. A method of manufacturing a damascene structure on a semiconductor substrate, comprising:
forming at least one opening in a dielectric material;
coating sidewalls defining the opening with a tantalum- and nitrogen-containing first barrier layer;
treating the first barrier layer to form a tantalum-rich zone and a tantalum nitride zone, wherein the nitrogen content of the tantalum nitride zone is greater than the nitrogen content of the tantalum-rich zone, the tantalum nitride zone being interposed between the dielectric material and the tantalum-rich zone;
coating the first barrier layer with a ruthenium-containing second barrier layer;
treating the second barrier layer to form a ruthenium oxide zone and a ruthenium zone, the ruthenium zone interposed between the tantalum-rich zone and the ruthenium oxide zone; and
treating the ruthenium oxide zone to form a ruthenium-rich zone, the ruthenium oxide zone interposed between the ruthenium zone and ruthenium-rich zone.
11. The method of claim 10 , further comprising coating a copper seed layer over the second barrier layer, filling the opening with copper, and planarizing a top surface of the dielectric.
12. The method of claim 10 , wherein the sidewalls of the first barrier layer are coated by atomic layer deposition (ALD), thermal ALD, plasma enhanced ALD, or hot filament ALD.
13. The method of claim 12 , wherein the ALD is performed with a tantalum precursor selected from the group consisting of pentakis (ethylmethylamino) tantalum (PEMAT), pentakis (diethylamino) tantalum (PDEAT), pentakis (dimethylamino) tantalum (PDMAT), t-butylimino tris(diethylamino) tantalum (TBTDET), t-butylimino tri-(ethylmethylamino) tantalum (TBTEMT) and tantalum halides.
14. The method of claim 10 , wherein the treating of the first barrier layer is performed by hydrogen reduction or by thermal hydrogen reduction or by exposure to a hydrogen-containing plasma.
15. The method of claim 14 , wherein the hydrogen-containing plasma is generated in an inductively coupled plasma apparatus, a capacitively coupled plasma apparatus, or a downstream plasma processing apparatus.
16. The method of claim 10 , wherein the second barrier layer is formed by atomic layer deposition (ALD), thermal ALD, plasma enhanced ALD, or hot filament ALD.
17. The method of claim 16 , wherein the ALD is performed with a bis(cyclopentadienyl) ruthenium (RuCp2) or a bis(ethylcyclopentadienyl) ruthenium (Ru(CpEt)2) precursor.
18. The method of claim 10 , wherein the treating of the second barrier layer to form the ruthenium oxide zone is performed by exposure to an oxygen-containing plasma.
19. The method of claim 10 , wherein the treating of the ruthenium oxide zone to form the ruthenium-rich zone is performed by hydrogen reduction or by thermal hydrogen reduction or by exposure to a hydrogen-containing plasma.
20. The method of claim 10 , wherein all coating and treating are performed in situ in separate chambers, while maintaining the semiconductor substrate in a vacuum environment.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/218,035 US20110306203A1 (en) | 2006-12-14 | 2011-08-25 | Interconnect structure and method of manufacturing a damascene structure |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/638,413 US8026605B2 (en) | 2006-12-14 | 2006-12-14 | Interconnect structure and method of manufacturing a damascene structure |
US13/218,035 US20110306203A1 (en) | 2006-12-14 | 2011-08-25 | Interconnect structure and method of manufacturing a damascene structure |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/638,413 Division US8026605B2 (en) | 2006-12-14 | 2006-12-14 | Interconnect structure and method of manufacturing a damascene structure |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110306203A1 true US20110306203A1 (en) | 2011-12-15 |
Family
ID=39512029
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/638,413 Active 2027-06-22 US8026605B2 (en) | 2006-12-14 | 2006-12-14 | Interconnect structure and method of manufacturing a damascene structure |
US13/218,035 Abandoned US20110306203A1 (en) | 2006-12-14 | 2011-08-25 | Interconnect structure and method of manufacturing a damascene structure |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/638,413 Active 2027-06-22 US8026605B2 (en) | 2006-12-14 | 2006-12-14 | Interconnect structure and method of manufacturing a damascene structure |
Country Status (6)
Country | Link |
---|---|
US (2) | US8026605B2 (en) |
KR (1) | KR101468241B1 (en) |
CN (1) | CN101558476B (en) |
SG (1) | SG177215A1 (en) |
TW (1) | TWI478281B (en) |
WO (1) | WO2008073245A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120264310A1 (en) * | 2011-04-13 | 2012-10-18 | Ulvac, Inc. | Method for forming ni film |
US20130140698A1 (en) * | 2011-12-01 | 2013-06-06 | Annamalai Lakshmanan | Doped Tantalum Nitride for Copper Barrier Applications |
WO2022005948A1 (en) * | 2020-06-28 | 2022-01-06 | Applied Materials, Inc. | Impurity removal in doped ald tantalum nitride |
US11270911B2 (en) | 2020-05-06 | 2022-03-08 | Applied Materials Inc. | Doping of metal barrier layers |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4931173B2 (en) * | 2005-03-03 | 2012-05-16 | 株式会社アルバック | Method for forming tantalum nitride film |
US7879720B2 (en) * | 2008-09-30 | 2011-02-01 | Samsung Electronics Co., Ltd. | Methods of forming electrical interconnects using electroless plating techniques that inhibit void formation |
JP2010153487A (en) * | 2008-12-24 | 2010-07-08 | Panasonic Corp | Semiconductor device, and method for manufacturing the same |
CN101894750A (en) * | 2010-05-28 | 2010-11-24 | 上海集成电路研发中心有限公司 | Method for carrying out dry etching on TaN electrode |
US8946083B2 (en) * | 2011-06-24 | 2015-02-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | In-situ formation of silicon and tantalum containing barrier |
US9177826B2 (en) * | 2012-02-02 | 2015-11-03 | Globalfoundries Inc. | Methods of forming metal nitride materials |
CN102623437B (en) * | 2012-04-06 | 2017-05-31 | 上海集成电路研发中心有限公司 | Through-silicon via structure and its manufacture method |
US8736056B2 (en) * | 2012-07-31 | 2014-05-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Device for reducing contact resistance of a metal |
CN103295956A (en) * | 2013-05-25 | 2013-09-11 | 复旦大学 | Method for manufacturing ultra-thin ruthenium film by aid of plasma enhanced atomic layer deposition process |
US9054163B2 (en) | 2013-11-06 | 2015-06-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for via plating with seed layer |
CN105742259A (en) * | 2014-12-09 | 2016-07-06 | 中芯国际集成电路制造(上海)有限公司 | Welding plate structure and preparation method thereof |
US10553532B2 (en) * | 2014-12-24 | 2020-02-04 | Intel Corporation | Structure and method to self align via to top and bottom of tight pitch metal interconnect layers |
CN109904133A (en) * | 2017-12-11 | 2019-06-18 | 中芯国际集成电路制造(北京)有限公司 | Interconnection structure and its manufacturing method |
CN113782430A (en) * | 2020-06-09 | 2021-12-10 | 盛美半导体设备(上海)股份有限公司 | Method for removing barrier layer |
US20220246534A1 (en) * | 2021-01-29 | 2022-08-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Low-resistance copper interconnects |
TWI818419B (en) * | 2022-01-21 | 2023-10-11 | 群創光電股份有限公司 | Manufacturing method of package structure of electronic device |
WO2024044149A1 (en) * | 2022-08-25 | 2024-02-29 | Applied Materials, Inc. | Tantalum doped ruthenium layers for interconnects |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020076929A1 (en) * | 2000-10-20 | 2002-06-20 | Jiong-Ping Lu | Process for defect reduction in electrochemical plating |
US6713373B1 (en) * | 2002-02-05 | 2004-03-30 | Novellus Systems, Inc. | Method for obtaining adhesion for device manufacture |
US20060033678A1 (en) * | 2004-01-26 | 2006-02-16 | Applied Materials, Inc. | Integrated electroless deposition system |
US7041596B1 (en) * | 2004-04-08 | 2006-05-09 | Novellus Systems, Inc. | Surface treatment using iodine plasma to improve metal deposition |
US7186446B2 (en) * | 2003-10-31 | 2007-03-06 | International Business Machines Corporation | Plasma enhanced ALD of tantalum nitride and bilayer |
US20070292603A1 (en) * | 2005-08-31 | 2007-12-20 | Lam Research Corporation | Processes and systems for engineering a barrier surface for copper deposition |
US7416982B2 (en) * | 2004-12-23 | 2008-08-26 | Dongbu Electronics Co., Ltd. | Semiconductor devices and methods for manufacturing the same |
US20080299772A1 (en) * | 2007-06-04 | 2008-12-04 | Hyungsuk Alexander Yoon | Methods of fabricating electronic devices using direct copper plating |
Family Cites Families (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5313089A (en) * | 1992-05-26 | 1994-05-17 | Motorola, Inc. | Capacitor and a memory cell formed therefrom |
US5893752A (en) * | 1997-12-22 | 1999-04-13 | Motorola, Inc. | Process for forming a semiconductor device |
US6313539B1 (en) * | 1997-12-24 | 2001-11-06 | Sharp Kabushiki Kaisha | Semiconductor memory device and production method of the same |
US5972722A (en) * | 1998-04-14 | 1999-10-26 | Texas Instruments Incorporated | Adhesion promoting sacrificial etch stop layer in advanced capacitor structures |
US6358810B1 (en) * | 1998-07-28 | 2002-03-19 | Applied Materials, Inc. | Method for superior step coverage and interface control for high K dielectric capacitors and related electrodes |
US6294836B1 (en) | 1998-12-22 | 2001-09-25 | Cvc Products Inc. | Semiconductor chip interconnect barrier material and fabrication method |
US6251770B1 (en) | 1999-06-30 | 2001-06-26 | Lam Research Corp. | Dual-damascene dielectric structures and methods for making the same |
US6441492B1 (en) | 1999-09-10 | 2002-08-27 | James A. Cunningham | Diffusion barriers for copper interconnect systems |
US6423200B1 (en) | 1999-09-30 | 2002-07-23 | Lam Research Corporation | Copper interconnect seed layer treatment methods and apparatuses for treating the same |
TW508658B (en) | 2000-05-15 | 2002-11-01 | Asm Microchemistry Oy | Process for producing integrated circuits |
US7494927B2 (en) | 2000-05-15 | 2009-02-24 | Asm International N.V. | Method of growing electrical conductors |
US6329234B1 (en) * | 2000-07-24 | 2001-12-11 | Taiwan Semiconductor Manufactuirng Company | Copper process compatible CMOS metal-insulator-metal capacitor structure and its process flow |
US6916398B2 (en) | 2001-10-26 | 2005-07-12 | Applied Materials, Inc. | Gas delivery apparatus and method for atomic layer deposition |
US7910165B2 (en) | 2002-06-04 | 2011-03-22 | Applied Materials, Inc. | Ruthenium layer formation for copper film deposition |
US6974768B1 (en) * | 2003-01-15 | 2005-12-13 | Novellus Systems, Inc. | Methods of providing an adhesion layer for adhesion of barrier and/or seed layers to dielectric films |
US20070048447A1 (en) | 2005-08-31 | 2007-03-01 | Alan Lee | System and method for forming patterned copper lines through electroless copper plating |
US7592259B2 (en) | 2006-12-18 | 2009-09-22 | Lam Research Corporation | Methods and systems for barrier layer surface passivation |
US20050274622A1 (en) | 2004-06-10 | 2005-12-15 | Zhi-Wen Sun | Plating chemistry and method of single-step electroplating of copper on a barrier metal |
US20050274621A1 (en) | 2004-06-10 | 2005-12-15 | Zhi-Wen Sun | Method of barrier layer surface treatment to enable direct copper plating on barrier metal |
US7067407B2 (en) | 2003-08-04 | 2006-06-27 | Asm International, N.V. | Method of growing electrical conductors |
US7129171B2 (en) | 2003-10-14 | 2006-10-31 | Lam Research Corporation | Selective oxygen-free etching process for barrier materials |
US7341946B2 (en) | 2003-11-10 | 2008-03-11 | Novellus Systems, Inc. | Methods for the electrochemical deposition of copper onto a barrier layer of a work piece |
US20050206000A1 (en) | 2004-03-19 | 2005-09-22 | Sanjeev Aggarwal | Barrier for copper integrated circuits |
US20060102895A1 (en) | 2004-11-16 | 2006-05-18 | Hendrix Bryan C | Precursor compositions for forming tantalum-containing films, and tantalum-containing barrier films and copper-metallized semiconductor device structures |
US7438949B2 (en) | 2005-01-27 | 2008-10-21 | Applied Materials, Inc. | Ruthenium containing layer deposition method |
US20060240187A1 (en) | 2005-01-27 | 2006-10-26 | Applied Materials, Inc. | Deposition of an intermediate catalytic layer on a barrier layer for copper metallization |
US20060162658A1 (en) | 2005-01-27 | 2006-07-27 | Applied Materials, Inc. | Ruthenium layer deposition apparatus and method |
US20060246699A1 (en) | 2005-03-18 | 2006-11-02 | Weidman Timothy W | Process for electroless copper deposition on a ruthenium seed |
TW200707640A (en) | 2005-03-18 | 2007-02-16 | Applied Materials Inc | Contact metallization scheme using a barrier layer over a silicide layer |
TW200734482A (en) | 2005-03-18 | 2007-09-16 | Applied Materials Inc | Electroless deposition process on a contact containing silicon or silicide |
US20060251872A1 (en) | 2005-05-05 | 2006-11-09 | Wang Jenn Y | Conductive barrier layer, especially an alloy of ruthenium and tantalum and sputter deposition thereof |
US7752996B2 (en) | 2006-05-11 | 2010-07-13 | Lam Research Corporation | Apparatus for applying a plating solution for electroless deposition |
US7615486B2 (en) | 2007-04-17 | 2009-11-10 | Lam Research Corporation | Apparatus and method for integrated surface treatment and deposition for copper interconnect |
US7811423B2 (en) | 2006-10-06 | 2010-10-12 | Lam Research Corporation | Proximity processing using controlled batch volume with an integrated proximity head |
US7749893B2 (en) | 2006-12-18 | 2010-07-06 | Lam Research Corporation | Methods and systems for low interfacial oxide contact between barrier and copper metallization |
US20080152823A1 (en) | 2006-12-20 | 2008-06-26 | Lam Research Corporation | Self-limiting plating method |
US7521358B2 (en) | 2006-12-26 | 2009-04-21 | Lam Research Corporation | Process integration scheme to lower overall dielectric constant in BEoL interconnect structures |
US8673769B2 (en) | 2007-06-20 | 2014-03-18 | Lam Research Corporation | Methods and apparatuses for three dimensional integrated circuits |
-
2006
- 2006-12-14 US US11/638,413 patent/US8026605B2/en active Active
-
2007
- 2007-12-05 WO PCT/US2007/024859 patent/WO2008073245A1/en active Application Filing
- 2007-12-05 CN CN200780046332.1A patent/CN101558476B/en active Active
- 2007-12-05 SG SG2011092590A patent/SG177215A1/en unknown
- 2007-12-05 KR KR1020097014601A patent/KR101468241B1/en active IP Right Grant
- 2007-12-14 TW TW096148103A patent/TWI478281B/en active
-
2011
- 2011-08-25 US US13/218,035 patent/US20110306203A1/en not_active Abandoned
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020076929A1 (en) * | 2000-10-20 | 2002-06-20 | Jiong-Ping Lu | Process for defect reduction in electrochemical plating |
US6713373B1 (en) * | 2002-02-05 | 2004-03-30 | Novellus Systems, Inc. | Method for obtaining adhesion for device manufacture |
US7186446B2 (en) * | 2003-10-31 | 2007-03-06 | International Business Machines Corporation | Plasma enhanced ALD of tantalum nitride and bilayer |
US20060033678A1 (en) * | 2004-01-26 | 2006-02-16 | Applied Materials, Inc. | Integrated electroless deposition system |
US7041596B1 (en) * | 2004-04-08 | 2006-05-09 | Novellus Systems, Inc. | Surface treatment using iodine plasma to improve metal deposition |
US7416982B2 (en) * | 2004-12-23 | 2008-08-26 | Dongbu Electronics Co., Ltd. | Semiconductor devices and methods for manufacturing the same |
US20070292603A1 (en) * | 2005-08-31 | 2007-12-20 | Lam Research Corporation | Processes and systems for engineering a barrier surface for copper deposition |
US20080299772A1 (en) * | 2007-06-04 | 2008-12-04 | Hyungsuk Alexander Yoon | Methods of fabricating electronic devices using direct copper plating |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120264310A1 (en) * | 2011-04-13 | 2012-10-18 | Ulvac, Inc. | Method for forming ni film |
US8669191B2 (en) * | 2011-04-13 | 2014-03-11 | Ulvac, Inc. | Method for forming Ni film |
US20130140698A1 (en) * | 2011-12-01 | 2013-06-06 | Annamalai Lakshmanan | Doped Tantalum Nitride for Copper Barrier Applications |
US10784157B2 (en) * | 2011-12-01 | 2020-09-22 | Applied Materials, Inc. | Doped tantalum nitride for copper barrier applications |
US11270911B2 (en) | 2020-05-06 | 2022-03-08 | Applied Materials Inc. | Doping of metal barrier layers |
WO2022005948A1 (en) * | 2020-06-28 | 2022-01-06 | Applied Materials, Inc. | Impurity removal in doped ald tantalum nitride |
US11410881B2 (en) | 2020-06-28 | 2022-08-09 | Applied Materials, Inc. | Impurity removal in doped ALD tantalum nitride |
Also Published As
Publication number | Publication date |
---|---|
SG177215A1 (en) | 2012-01-30 |
TW200834815A (en) | 2008-08-16 |
CN101558476A (en) | 2009-10-14 |
WO2008073245A1 (en) | 2008-06-19 |
TWI478281B (en) | 2015-03-21 |
KR101468241B1 (en) | 2014-12-03 |
US20080142971A1 (en) | 2008-06-19 |
US8026605B2 (en) | 2011-09-27 |
CN101558476B (en) | 2014-08-20 |
KR20090094369A (en) | 2009-09-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8026605B2 (en) | Interconnect structure and method of manufacturing a damascene structure | |
US11587829B2 (en) | Doping control of metal nitride films | |
EP1221177B1 (en) | Conformal lining layers for damascene metallization | |
US7102235B2 (en) | Conformal lining layers for damascene metallization | |
US6759325B2 (en) | Sealing porous structures | |
US7425506B1 (en) | Methods of providing an adhesion layer for adhesion of barrier and/or seed layers to dielectric films | |
US6482733B2 (en) | Protective layers prior to alternating layer deposition | |
KR102036245B1 (en) | Doped tantalum nitride for copper barrier applications | |
US6413864B1 (en) | Method of manufacturing a copper metal wiring in a semiconductor device | |
KR100396891B1 (en) | Method for forming metal wiring layer | |
US6455421B1 (en) | Plasma treatment of tantalum nitride compound films formed by chemical vapor deposition | |
US6593236B2 (en) | Method of forming a metal wiring in a semiconductor device with copper seed | |
KR100612543B1 (en) | Method of forming a copper metal wiring in a semiconductor device | |
KR20050046064A (en) | Method of manufacturing a semiconductor device | |
TW202312300A (en) | Method of forming a metal liner for interconnect structures | |
JP2023516861A (en) | dual metal liner layer | |
KR100891524B1 (en) | Method of manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |