US20110148522A1 - Integrated circuit having a dummy transimpedance amplifier - Google Patents
Integrated circuit having a dummy transimpedance amplifier Download PDFInfo
- Publication number
- US20110148522A1 US20110148522A1 US12/646,674 US64667409A US2011148522A1 US 20110148522 A1 US20110148522 A1 US 20110148522A1 US 64667409 A US64667409 A US 64667409A US 2011148522 A1 US2011148522 A1 US 2011148522A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- input
- terminal
- accordance
- diode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/04—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only
- H03F3/08—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light
- H03F3/087—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light with IC amplifier blocks
Definitions
- an optical signal is often supplied to a receiver including diode, such as a photodiode, which converts the optical signal into a corresponding electrical current.
- the current may be supplied to a resistor to supply a corresponding output voltage for further processing by known circuitry.
- the photodiode may have relatively high capacitance, as well as impedance. Accordingly, if the resistor has a relatively high resistance, a relatively high voltage can be generated which has a high signal-to-noise ratio. The response of the output voltage, however, can be slow due to coupling with the photodiode capacitance. Alternatively, if the resistor has a relatively small resistance, the magnitude of the output voltage will be reduced and may have a low signal-to-noise ratio.
- conventional optical receivers may often incorporate an operational amplifier (or “opamp”) configured as a transimpedance amplifier.
- the opamp has an input that is coupled to one terminal of the photodiode and receives the photocurrent. The remaining terminal of the photodiode is connected to a fixed potential, for example.
- the inverting input is connected to the output of the opamp via a feedback resistor, and the non-inverting input may be coupled to a fixed potential, such as ground.
- the output voltage of the opamp has a relatively fast response time and is equal to the input current multiplied by the resistance of the feedback resistor.
- an appropriate bias is applied across the photodiode.
- This bias is based on a difference between the voltage of the inverting input of the opamp, which, as noted above, is connected to a first photodiode terminal, and the fixed potential supplied to the second photodiode terminal.
- the voltage of the inverting opamp input can vary with temperature and may vary from one chip to the next due to process variations. Without direct measurement of the inverting opamp input voltage, therefore, the appropriate photodiode bias may be difficult to determine.
- an apparatus comprising a substrate and first and second transimpedance amplifiers provided on the substrate.
- the first transimpedance amplifier has a first input and the second transimpedance amplifier has a second input.
- the apparatus also includes a diode having a first terminal and a second terminal, the first terminal being coupled to the first input.
- a control circuit is provided that is coupled to the second terminal of the diode and the second input of the second transimpedance amplifier. The control circuit supplies a first voltage to the first terminal of the diode in response to a second voltage, which is a voltage of the second input of the second transimpedance amplifier.
- FIG. 1 illustrates a block diagram of a receiver consistent with an aspect of the present disclosure
- FIG. 2 illustrates an exemplary bias circuit consistent with an additional aspect of the present disclosure.
- a “dummy” transimpedance amplifier (dummy TIA) is provided on a substrate along with one or more other transimpedance amplifiers (TIAs) that are connected to photodiodes and output voltage signals for further processing.
- the dummy TIA is not connected to a photodiode and does not supply a useful output.
- the dummy TIA is subject to the same processing and temperature variations as the other TIAs, and, as a result, the voltage on the dummy TIA inverting input will be the same or substantially the same as that of the other TIAs.
- an appropriate photodiode bias can be obtained without direct measurement of the voltage on the inverting inputs of the other TIAs.
- FIG. 1 illustrates an example of receiver 100 consistent with an aspect of the present disclosure.
- Receiver 100 may include a plurality of photodiodes, two of which are shown as photodiodes PD 1 and PD 2 , which receive optical signals OS 1 and OS 2 , respectively.
- Photodiodes PD 1 and PD 2 may be provided on an indium phosphide substrate 106 , for example, and may constitute part of a photonic integrated circuit (PIC).
- PIC photonic integrated circuit
- Anode AN 1 of photodiode PD 1 is coupled to cathode CAT 2 of photodiode PD 2 at node 120 , which, in turn, is coupled to inverting input IN 1 of opamp OA 1 .
- OA 1 includes a feedback resistor R 1 and has a non-inverting input (“+”), which is coupled to a fixed potential, such as ground. As shown in FIG. 1 , OA 1 is configured as transimpedance amplifier TIA 1 .
- TIA 1 is provided on substrate 108 with a dummy TIA (TIA 2 ), which includes opamp OA 2 having a non-inverting input (+) that is coupled to a fixed potential, such as ground.
- a feedback resistor R 2 connects the output of opamp OA 2 with the inverting input IN 2 .
- Substrate 108 may include silicon or indium phosphide, for example.
- Opamps OA 1 and OA 2 are both configured as TIAs and are integrated on a common substrate ( 108 ). Thus, both will have the same or similar process related variations in the voltages at their respective inverting inputs. Similarly, changes in temperatures will affect both voltages in a similar fashion. Thus, as noted above, the voltage present on inverting input IN 2 of opamp OA 2 will be the same or substantially the same as the voltage on inverting input IN 1 of opamp OA 1 , and the voltage of IN 2 can be used to determine an appropriate bias for photodiodes PD 1 and PD 2 instead of direct measurement of the voltage on IN 1 .
- control circuit 101 may be provided to receive the voltage at IN 2 and supply biases B 1 and B 2 to terminals 131 and 132 of diodes PD 1 and PD 2 , respectively, to thereby provide appropriate biasing of these photodiodes.
- Control circuit 101 includes a processor circuit 104 , for example, which determines suitable control voltages V+ and V ⁇ based on voltage IN 2 , the dummy TIA inverting input voltage.
- Control circuit 101 also includes bias circuit 102 , which receives control voltages V+ and V ⁇ and generates biases B 1 and B 2 .
- Bias B 1 is supplied to terminal 131 , which includes cathode CAT 1 of photodiode PD 1
- bias B 2 is supplied to terminal 132 , which includes anode AN 2 of photodiode PD 2 .
- photodiodes PD 1 and PD 2 constitute a balanced photodetector circuit.
- PIC 106 may include a plurality of such balanced photodetector circuits in order to sense a plurality of optical signals, each of which having different wavelengths and/or polarizations.
- a plurality of TIAs each of which being coupled to a corresponding balanced photodetector circuit or pair, may also be provided on substrate 108 . It is understood that each of such plurality of TIAs has the same or substantially the same structure and function as TIA 1 .
- biases B 1 and B 2 are determined based on the non-inverting input voltage at IN 2 of dummy transimpedance amplifier TIA 2 , i.e., the non-inverting input of OA 2 .
- a temperatures change for example, that affects the potential at IN 2
- Such changes can thus be readily detected to thereby adjust the biases across photodiodes PD 1 and PD 2 accordingly.
- FIG. 2 illustrates an exemplary bias circuit 102 in greater detail.
- Bias circuit 102 includes opamps OA 3 and OA 4 , which are configured as transimpedance amplifiers TIA 3 and TIA 4 , respectively.
- Opamps OA 3 and OA 4 receive control voltages V+ and V ⁇ , respectively, at corresponding inputs IN 3 - 1 and IN 4 - 2 .
- Input IN 3 - 2 is coupled to the output of opamp OA 3 via feedback resistor R 3 .
- Input IN 3 - 2 is also connected to cathode CAT 1 (terminal 131 ) of photodiode PD 1 .
- Opamp OA 3 operates in a known manner to set the potential at IN 3 - 2 , and thus, the potential on cathode CAT 1 (i.e., potential B 1 ) in response to control voltage V+.
- the potential at CAT 1 may be equal to control voltage V+.
- TIA 4 is configured and operates in a similar manner as TIA 3 . Namely, input IN 4 - 1 is coupled to the output of opamp OA 4 via feedback resistor R 4 . Input IN 4 - 1 is also connected to anode AN 2 (terminal 132 ) of photodiode PD 1 . Opamp OA 4 also operates in a known manner to set the potential at IN 4 - 1 , and thus, the potential on anode AN 2 (terminal 132 ) in response to control voltage V ⁇ . In one example, the potential at anode AN 2 (i.e., potential B 2 ) may be equal to control voltage V ⁇ .
- biasing of photodiodes that are connected to a transimpedance amplifier may be determined based on the potential of an input to a dummy transimpedance amplifier, instead of direct measurement, for example.
- the photodiodes may be readily biased with an appropriate bias in response to changes in temperature, for example, as well as process variations.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
Description
- In optical communication systems, an optical signal is often supplied to a receiver including diode, such as a photodiode, which converts the optical signal into a corresponding electrical current. The current, in turn, may be supplied to a resistor to supply a corresponding output voltage for further processing by known circuitry.
- The photodiode may have relatively high capacitance, as well as impedance. Accordingly, if the resistor has a relatively high resistance, a relatively high voltage can be generated which has a high signal-to-noise ratio. The response of the output voltage, however, can be slow due to coupling with the photodiode capacitance. Alternatively, if the resistor has a relatively small resistance, the magnitude of the output voltage will be reduced and may have a low signal-to-noise ratio.
- Thus, conventional optical receivers may often incorporate an operational amplifier (or “opamp”) configured as a transimpedance amplifier. The opamp has an input that is coupled to one terminal of the photodiode and receives the photocurrent. The remaining terminal of the photodiode is connected to a fixed potential, for example. In addition, the inverting input is connected to the output of the opamp via a feedback resistor, and the non-inverting input may be coupled to a fixed potential, such as ground. In this configuration, the output voltage of the opamp has a relatively fast response time and is equal to the input current multiplied by the resistance of the feedback resistor.
- In order to insure proper operation of an optical receiver, an appropriate bias is applied across the photodiode. This bias is based on a difference between the voltage of the inverting input of the opamp, which, as noted above, is connected to a first photodiode terminal, and the fixed potential supplied to the second photodiode terminal. The voltage of the inverting opamp input, however, can vary with temperature and may vary from one chip to the next due to process variations. Without direct measurement of the inverting opamp input voltage, therefore, the appropriate photodiode bias may be difficult to determine.
- Accordingly, a convenient and accurate mechanism for determining the inverting opamp input voltage, and thus, the photodiode bias, is desired.
- Consistent with the present disclosure, an apparatus is provided that comprises a substrate and first and second transimpedance amplifiers provided on the substrate. The first transimpedance amplifier has a first input and the second transimpedance amplifier has a second input. The apparatus also includes a diode having a first terminal and a second terminal, the first terminal being coupled to the first input. In addition, a control circuit is provided that is coupled to the second terminal of the diode and the second input of the second transimpedance amplifier. The control circuit supplies a first voltage to the first terminal of the diode in response to a second voltage, which is a voltage of the second input of the second transimpedance amplifier.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.
- The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate various embodiments.
-
FIG. 1 illustrates a block diagram of a receiver consistent with an aspect of the present disclosure; and -
FIG. 2 illustrates an exemplary bias circuit consistent with an additional aspect of the present disclosure. - Consistent with the present disclosure, a “dummy” transimpedance amplifier (dummy TIA) is provided on a substrate along with one or more other transimpedance amplifiers (TIAs) that are connected to photodiodes and output voltage signals for further processing. Typically, the dummy TIA is not connected to a photodiode and does not supply a useful output. The dummy TIA, however, is subject to the same processing and temperature variations as the other TIAs, and, as a result, the voltage on the dummy TIA inverting input will be the same or substantially the same as that of the other TIAs. Thus, by sensing the dummy TIA inverting input voltage, an appropriate photodiode bias can be obtained without direct measurement of the voltage on the inverting inputs of the other TIAs.
- Reference will now be made in detail to the present exemplary embodiments, an examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts. In addition, the terms “voltage”, “potential”, and “bias” may be used interchangeably herein.
-
FIG. 1 illustrates an example ofreceiver 100 consistent with an aspect of the present disclosure.Receiver 100 may include a plurality of photodiodes, two of which are shown as photodiodes PD1 and PD2, which receive optical signals OS1 and OS2, respectively. Photodiodes PD1 and PD2 may be provided on anindium phosphide substrate 106, for example, and may constitute part of a photonic integrated circuit (PIC). Exemplary PICs are described in US Patent Application Publication No. 20090238579 and U.S. patent application Ser. No. 12/572,179, the entire contents of both of which are incorporated herein by reference. - Anode AN1 of photodiode PD1 is coupled to cathode CAT2 of photodiode PD2 at
node 120, which, in turn, is coupled to inverting input IN1 of opamp OA1. OA1 includes a feedback resistor R1 and has a non-inverting input (“+”), which is coupled to a fixed potential, such as ground. As shown inFIG. 1 , OA1 is configured as transimpedance amplifier TIA1. - TIA1 is provided on
substrate 108 with a dummy TIA (TIA2), which includes opamp OA2 having a non-inverting input (+) that is coupled to a fixed potential, such as ground. In addition, a feedback resistor R2 connects the output of opamp OA2 with the inverting input IN2.Substrate 108 may include silicon or indium phosphide, for example. - Opamps OA1 and OA2 are both configured as TIAs and are integrated on a common substrate (108). Thus, both will have the same or similar process related variations in the voltages at their respective inverting inputs. Similarly, changes in temperatures will affect both voltages in a similar fashion. Thus, as noted above, the voltage present on inverting input IN2 of opamp OA2 will be the same or substantially the same as the voltage on inverting input IN1 of opamp OA1, and the voltage of IN2 can be used to determine an appropriate bias for photodiodes PD1 and PD2 instead of direct measurement of the voltage on IN1.
- In particular,
control circuit 101, may be provided to receive the voltage at IN2 and supply biases B1 and B2 toterminals Control circuit 101 includes aprocessor circuit 104, for example, which determines suitable control voltages V+ and V− based on voltage IN2, the dummy TIA inverting input voltage.Control circuit 101 also includesbias circuit 102, which receives control voltages V+ and V− and generates biases B1 and B2. Bias B1 is supplied toterminal 131, which includes cathode CAT1 of photodiode PD1, and bias B2 is supplied toterminal 132, which includes anode AN2 of photodiode PD2. In the arrangement shown inFIG. 1 , photodiodes PD1 and PD2 constitute a balanced photodetector circuit. It is understood thatPIC 106 may include a plurality of such balanced photodetector circuits in order to sense a plurality of optical signals, each of which having different wavelengths and/or polarizations. Accordingly, a plurality of TIAs, each of which being coupled to a corresponding balanced photodetector circuit or pair, may also be provided onsubstrate 108. It is understood that each of such plurality of TIAs has the same or substantially the same structure and function as TIA1. - Thus, biases B1 and B2 are determined based on the non-inverting input voltage at IN2 of dummy transimpedance amplifier TIA2, i.e., the non-inverting input of OA2. As such, a temperatures change, for example, that affects the potential at IN2, also affects the potential at IN1 in the same or similar fashion. Such changes can thus be readily detected to thereby adjust the biases across photodiodes PD1 and PD2 accordingly.
-
FIG. 2 illustrates anexemplary bias circuit 102 in greater detail.Bias circuit 102 includes opamps OA3 and OA4, which are configured as transimpedance amplifiers TIA3 and TIA4, respectively. Opamps OA3 and OA4 receive control voltages V+ and V−, respectively, at corresponding inputs IN3-1 and IN4-2. Input IN3-2 is coupled to the output of opamp OA3 via feedback resistor R3. Input IN3-2 is also connected to cathode CAT1 (terminal 131) of photodiode PD1. Opamp OA3 operates in a known manner to set the potential at IN3-2, and thus, the potential on cathode CAT1 (i.e., potential B1) in response to control voltage V+. In one example, the potential at CAT1 may be equal to control voltage V+. - TIA4 is configured and operates in a similar manner as TIA3. Namely, input IN4-1 is coupled to the output of opamp OA4 via feedback resistor R4. Input IN4-1 is also connected to anode AN2 (terminal 132) of photodiode PD1. Opamp OA4 also operates in a known manner to set the potential at IN4-1, and thus, the potential on anode AN2 (terminal 132) in response to control voltage V−. In one example, the potential at anode AN2 (i.e., potential B2) may be equal to control voltage V−.
- As noted above, biasing of photodiodes that are connected to a transimpedance amplifier may be determined based on the potential of an input to a dummy transimpedance amplifier, instead of direct measurement, for example. Thus, the photodiodes may be readily biased with an appropriate bias in response to changes in temperature, for example, as well as process variations.
- Other embodiments of the invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/646,674 US7961053B1 (en) | 2009-12-23 | 2009-12-23 | Integrated circuit having a dummy transimpedance amplifier |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/646,674 US7961053B1 (en) | 2009-12-23 | 2009-12-23 | Integrated circuit having a dummy transimpedance amplifier |
Publications (2)
Publication Number | Publication Date |
---|---|
US7961053B1 US7961053B1 (en) | 2011-06-14 |
US20110148522A1 true US20110148522A1 (en) | 2011-06-23 |
Family
ID=44121906
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/646,674 Active US7961053B1 (en) | 2009-12-23 | 2009-12-23 | Integrated circuit having a dummy transimpedance amplifier |
Country Status (1)
Country | Link |
---|---|
US (1) | US7961053B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140021335A1 (en) * | 2010-09-05 | 2014-01-23 | Newport Corporation | Microprocessor based multi-junction detector system and method of use |
US8948548B2 (en) | 2012-09-05 | 2015-02-03 | International Business Machines Corporation | Polarization diverse demultiplexing |
WO2023114585A1 (en) * | 2021-12-17 | 2023-06-22 | Intel Corporation | Balanced photodetector and methods thereof |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3046256B1 (en) | 2015-01-16 | 2022-07-06 | Luxtera, Inc. | Method and system for accurate gain adjustment of a transimpedance amplifier using a dual replica and servo loop |
US10312866B2 (en) * | 2015-01-16 | 2019-06-04 | Luxtera, Inc. | Process and temperature compensation in TIA using dual replica and servo loop |
CN108199696B (en) * | 2018-03-06 | 2023-08-15 | 厦门优迅高速芯片有限公司 | Automatic gain control circuit of transimpedance amplifier |
CN115061523A (en) * | 2022-05-20 | 2022-09-16 | 山西大学 | Portable high-resolution constant potential system |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6756578B1 (en) * | 2002-01-17 | 2004-06-29 | Trimble Navigation Limited | Photocell bias circuit |
US6803825B2 (en) * | 2002-04-09 | 2004-10-12 | Microsemi Corporation | Pseudo-differential transimpedance amplifier |
US6834165B2 (en) * | 2000-06-13 | 2004-12-21 | International Business Machines Corporation | Parallel opto-electric structure for high sensitivity and wide bandwidth optical transceiver |
US6956439B1 (en) * | 2003-12-12 | 2005-10-18 | National Semiconductor Corporation | Transimpedance amplifier with controllable noise reduction |
-
2009
- 2009-12-23 US US12/646,674 patent/US7961053B1/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6834165B2 (en) * | 2000-06-13 | 2004-12-21 | International Business Machines Corporation | Parallel opto-electric structure for high sensitivity and wide bandwidth optical transceiver |
US6756578B1 (en) * | 2002-01-17 | 2004-06-29 | Trimble Navigation Limited | Photocell bias circuit |
US6803825B2 (en) * | 2002-04-09 | 2004-10-12 | Microsemi Corporation | Pseudo-differential transimpedance amplifier |
US6956439B1 (en) * | 2003-12-12 | 2005-10-18 | National Semiconductor Corporation | Transimpedance amplifier with controllable noise reduction |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140021335A1 (en) * | 2010-09-05 | 2014-01-23 | Newport Corporation | Microprocessor based multi-junction detector system and method of use |
US8948548B2 (en) | 2012-09-05 | 2015-02-03 | International Business Machines Corporation | Polarization diverse demultiplexing |
US9134479B2 (en) | 2012-09-05 | 2015-09-15 | International Business Machines Corporation | Polarization diverse demultiplexing |
WO2023114585A1 (en) * | 2021-12-17 | 2023-06-22 | Intel Corporation | Balanced photodetector and methods thereof |
Also Published As
Publication number | Publication date |
---|---|
US7961053B1 (en) | 2011-06-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7961053B1 (en) | Integrated circuit having a dummy transimpedance amplifier | |
EP0633517B1 (en) | Bias circuit for avalanche photodiode | |
US7912380B2 (en) | Optical receiver | |
US6528777B2 (en) | Optical power meter derived from common-mode voltage of optical transimpedance amplifier | |
JP2012235376A (en) | Electronic circuit and light-receiving circuit | |
US8867929B2 (en) | Optical receiver using single ended voltage offset measurement | |
US8476894B2 (en) | Monitoring circuit, method for outputting monitor signal, and optical receiver | |
US9882638B2 (en) | Optical receiver signal strength indicator (RSSI) circuit having a variable supply voltage filter impedance | |
US20140332670A1 (en) | Photodetecting circuit, optical receiver, and photocurrent measurement method for photo detector | |
US20080129369A1 (en) | Current multiplexing circuit for optical power monitoring | |
JP2007074397A (en) | Optical receiver | |
US7612322B2 (en) | Temperature-compensated high dynamic range optical receiver | |
US7470884B2 (en) | Signal strength detection circuits for high speed optical electronics | |
JP5273409B2 (en) | Optical receiver and light receiving current monitoring method | |
US8450676B2 (en) | Optical receiver | |
JP4032531B2 (en) | Optical receiver | |
US6949977B2 (en) | Circuit arrangement having a transimpedance amplifier connected to a current limiter circuit | |
US20110001204A1 (en) | Transimpedance amplifier having a shared input | |
JP2006333204A (en) | Photoelectric conversion circuit | |
US20050271398A1 (en) | Photo-detector arrangement and process for the calibration thereof | |
CN109495186B (en) | Optical module | |
JP2006211381A (en) | Amplifying device | |
JP2000312182A (en) | Optical receiver | |
US6855920B2 (en) | Signal strength detection in high-speed optical electronics | |
CN110568890A (en) | transimpedance amplifier circuit and communication device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINERA CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TSAI, HUAN-SHANG;YIM, YONG K.;REEL/FRAME:023997/0209 Effective date: 20100209 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |