US20110133771A1 - Edge rate suppression for open drain buses - Google Patents
Edge rate suppression for open drain buses Download PDFInfo
- Publication number
- US20110133771A1 US20110133771A1 US12/630,453 US63045309A US2011133771A1 US 20110133771 A1 US20110133771 A1 US 20110133771A1 US 63045309 A US63045309 A US 63045309A US 2011133771 A1 US2011133771 A1 US 2011133771A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- low
- resistance state
- variable resistive
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/04—Shaping pulses by increasing duration; by decreasing duration
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
- H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/125—Discriminating pulses
- H03K5/1252—Suppression or limitation of noise or interference
Definitions
- the present invention relates generally to edge rate suppression for communications busses, and more specifically, to edge rate suppression in an open drain bus.
- An open drain bus such as an Inter-Integrated Circuit bus, a System Management Bus (SMBus) and others, includes a data line and a clock line.
- the Inter-Integrated Circuit bus is often referred to as an IIC, I2C or I 2 C bus, and is hereinafter referred to as an I2C bus.
- the data line and the clock line can each be referred to individually as a bus line, or simply as a line.
- Each of the bus lines is connected to a pull-up resistor, interface devices and a capacitance representing distributed capacitance of the bus line and the total input capacitance of the connected interface devices. The data transfer rate depends upon the speed at which the resistor can charge the capacitance.
- I2C buses are used in a variety of implementations, including those involving servers and computers, with applications including system monitoring and configuration.
- the I2C pins on certain devices such as processors and ASICS, often use GPIO pins with high drive strength and no edge rate control.
- These approaches can result in problems with overshoot and noise, as may be applicable, for example, to falling rates at transitions that are less than the round trip time for the I2C bus.
- Related issues may arise in connection with the reflection of waves off of the end of the bus, which can result in turning on of clamp/body diodes on parts distributed along the bus.
- Other issues may also arise in compensating for fast transitions, as other characteristics of I2C bus communications can be affected, such as those limiting the voltage level that can be used to drive the bus to a logic low.
- the present invention is exemplified in a number of implementations and applications, some of which are summarized below.
- an edge rate suppression circuit arrangement for operation with an open drain bus.
- the circuit arrangement includes a variable resistive circuit having an input for receiving a variable voltage signal and an output coupled to the open drain bus, and a control circuit configured to operate the variable resistive circuit.
- the control circuit operates the variable resistive circuit to switch from a high resistance state to a low resistance state in response to the variable voltage signal undergoing a transition from a high voltage level to a low voltage level.
- the control circuit further operates the variable resistive circuit to switch from the low resistance state to the high resistance state in response to the voltage signal undergoing a transition from a low voltage level to a high voltage level.
- a communication system in another example embodiment, includes an I2C bus that includes a bi-directional serial data line and a serial clock line; devices coupled to communicate on the bus, a two-channel variable resistive circuit and a control circuit that controls the variable resistive circuit.
- the variable resistive circuit is configured to couple one of the devices to the bus, each channel respectively coupled to one of the bi-directional channels of the serial data line and having an input for receiving a variable voltage signal for the bus and an output coupled to the bus.
- the control circuit is configured to operate the variable resistive circuits to, for each circuit, switch the variable resistive circuit from a high resistance state to a low resistance state in response to the variable voltage signal undergoing a transition from a high voltage level to a low voltage level, and switch the variable resistive circuit from the low resistance state to the high resistance state in response to the voltage signal undergoing a transition from a low voltage level to a high voltage level.
- FIG. 1 shows a block diagram of a communications system, according to an example embodiment of the present invention.
- FIG. 2 shows a circuit diagram of a two-channel level shifter, according to another example embodiment of the present invention.
- the present invention is believed to be applicable to a variety of different types of processes, devices and arrangements for use with an open drain bus. While the present invention is not necessarily so limited, various aspects of the invention may be appreciated through a discussion of examples using this context.
- an edge rate suppression circuit operates with an open drain bus, such as an I2C bus having a bi-directional serial data line and a serial clock line.
- the circuit arrangement includes a variable resistive circuit that is connected in series between the open drain bus and one or more devices that communicate over the open drain bus, and operates at different resistance states to accommodate different types of devices that access the bus, and suppresses edge rates of voltage signals on the bus, as received from the devices in accordance with their respective bus access.
- the variable resistive circuit has an input for receiving a voltage signal from the devices communicating on the open drain bus, and an output coupled to the open drain bus.
- a control circuit operates the variable resistive circuit at different resistance states, based upon transitions of incoming voltage signals, to control the edge rate for voltage transitions on the bus. For instance, in response to the voltage signal undergoing a transition from a high voltage level to a low voltage level, the control circuit switches the variable resistive circuit from a high resistance state to a low resistance state, which can be used to reduce (e.g., minimize) the voltage level required to drive the bus low (VOL). In response to the incoming voltage signal undergoing a transition from the low voltage level to the high voltage level, the control circuit switches the variable resistive circuit from the low resistance state to the high resistance state to prepare for a subsequent transition from high to low voltage.
- VOL bus low
- an I2C bus arrangement includes an edge rate suppression circuit that facilitates non-I2C compliant communications.
- the I2C bus circuit is configured for effecting control and monitoring functions in a computer circuit, such as a computer and/or computer server, some of which are not completely compliant with the I2C specification (see, e.g., Version 3 of the I2C specification (19 Jun. 2007), available from NXP Semiconductors of Eindhoven, The Netherlands, which is fully incorporated herein by reference).
- the edge-rate suppression circuit suppresses the edge rate of voltage transitions for the non-compliant communications, to permit use of the I2C bus by various devices, such as those employing general-purpose input/outputs (GPIOs) to drive the I2C bus at relatively high drive strength.
- GPIOs general-purpose input/outputs
- an advanced process part such as a processor or application-specific integrated circuit (ASIC) uses a GPIO to drive the I2C bus, and the edge-rate suppression circuit is used on the I2C bus to control the edge rate of voltage signals on the bus, responsive to the output drive strength of the GPIO.
- the edge-rate suppression circuit slows down the falling edge seen by other parts on the bus to reduce and/or otherwise minimize undershoot and noise problems.
- the edge-rate suppression circuit is configured to provide higher resistance during the falling (high-to-low) transition of a voltage signal, and then to provide a low resistance after the falling edge.
- variable resistance transitions may be carried out in different manners, relative to the respective voltage signal supplied to the bus.
- the variable resistance may be adjusted from low to high resistance immediately responsive to, or after a delay period subsequent to, a transition of an incoming voltage signal from low to high voltage.
- the resistance may be adjusted from high to low concurrent with, or at some delay period after, a transition of an incoming signal from high to low voltage.
- an adaptive/variable resistor at an input to an I2C bus is operated at a relatively high resistance value for a high to low voltage transition, at a lower resistance value after the transition in order to reduce (e.g., minimize) static VOL, and again at a higher value on a low to high voltage transition to prepare for a subsequent high to low voltage transition, relative to the capacitance of the I2C bus.
- the adaptive/variable resistor has an RC rise time that is set via the resistance state of the resistor to control the edge rate transition of incoming voltage signals as seen on the bus, which may be used to permit operation of various disparate circuits on the bus, including relatively low-power circuits and relatively high-power circuits, in accordance with different protocols.
- FIG. 1 shows a block diagram of a communications system, according to another example embodiment of the present invention.
- the system 100 includes a plurality of devices 102 , 104 , 106 and 108 that are connected together via an I2C bus 110 and that communicate with each other over the I2C bus.
- I2C bus 110 As represented by the ellipsis between devices 106 and 108 , the number of devices communicating on the bus may vary, with the shown devices provided by way of example for this discussion.
- the I2C bus 110 passes communications between the devices 102 - 108 using a bi-directional two-wire bus (plus power and ground).
- the devices 102 - 108 are connected to each of the two wires on the bus 110 , one serial data line (SDA) for the communication of data, and the other serial clock line (SCL) for the control and synchronization of the communication of data between the devices 102 - 108 .
- SDA serial data line
- SCL serial clock line
- Each of the devices 102 - 108 is connected in parallel to each of the other devices, and each of the bus lines (SDA and SCL) function as a wired-AND of all the parts on the bus.
- a pull-up resistive circuit 111 maintains a logic high value on the bus while the bus is in the quiescent state.
- the device pulls the bus to a logic low value, via the open-collector/open-drain device that is placed in a conductive state to ground potential.
- the devices 102 - 108 connected to an I2C bus are each identifiable by an address, and can operate as a transmitter, a receiver, or both.
- Data transfers are effected using a master-slave communications protocol.
- a master is a device that initiates a data transfer and generates the clock signals to permit the transfer; any device that is addressed is considered a slave for this transfer.
- the data transfer can be initiated by a master to either transmit data to the slave (herein designated as write), or to request data from the slave (herein designated as read).
- both the SDA and SCL bus lines are in the logic-high state (herein designated as high, or logic state of 1).
- a master initiates a data transfer by asserting a transition to a logic-low state (herein designated as low, or logic state of 0) on the SDA line while the SCL line is high; this is termed a START condition. Thereafter, the master toggles the SCL line to control the synchronization of the data transfer; data value changes occur on the SDA line when the SCL clock is low, and the state of the SDA line is considered valid when the SCL clock is high.
- the master asserts a low-to-high transition on the SDA line while the SCL clock is high; this is termed a STOP condition. Thereafter, any device may assume control of the bus as a master by asserting a high-to-low transition on the SDA line, as above.
- the device 102 is a processor that uses a GPIO master device to drive the I2C bus 110 at a relatively high voltage level.
- a variable resistive circuit 112 is connected in series between the device 102 and the I2C bus 110 .
- a control circuit 114 controls the variable resistive circuit 112 responsive to transitions of the voltage level of the bus I2C bus 110 which the device 102 drives in a manner such as described above, to control the edge rate of falling (high-to-low) transitions on the bus.
- the variable resistive circuit 112 is placed in close proximity to the device 102 to mitigate transmission line effects on the signal 116 while the variable resistive circuit slows the falling edge on the I2C bus 110 .
- the control circuit 114 controls the variable resistive circuit 112 to effect edge rate control in one or more of a variety of manners.
- the control circuit 114 controls the resistive circuit 112 at high and low resistive values, to maintain a high value for high-to-low transitions.
- the control circuit 114 sends a signal to the variable resistive circuit 112 to switch the variable resistive circuit 112 from a high resistance state to a low resistance state in response to the signal 116 undergoing a transition from a high voltage level to a low voltage level.
- the control circuit 114 sends a signal to the variable resistive circuit 112 to switch the variable resistive circuit 112 from the low resistance state to the high resistance state in response to the signal 116 undergoing a transition from a low voltage level to a high voltage level, in preparation for a subsequent high-to-low transition.
- control circuit 114 is also configured to operate the variable resistive circuit 112 by maintaining the variable resistive circuit 112 in its present resistance state between voltage transitions. For example, the control circuit 114 maintains the variable resistive circuit 112 in the low resistance state from a high to a low transition until the next low to high transition and the control circuit 114 maintains the variable resistive circuit 112 in the high resistance state from a low to a high transition until the next high to low transition.
- variable resistive circuit 112 operates to pull up the bus 116 .
- the variable resistive circuit 112 can provide both falling edge rate control and level translation as described herein.
- the system 100 may be operated using variable resistive circuit 112 in connection with, or separate from, the pull-up resistive circuit 111 .
- FIG. 2 shows circuit diagram of a two-channel level shifter circuit 200 that incorporates edge rate suppression, according to another example embodiment of the present invention.
- the two-channel level shifter 200 includes terminals A, B, C, D, E, F, G, and ground (gnd).
- the ground terminal is connected to the substrate of a chip upon which the shifter circuit is implemented, to back gates of NMOS transistors on the chip, and to the source connection for NMOS transistors used in control logic 250 and 252 .
- the two-channel level shifter 200 includes two translation channels.
- the first translating channel formed by transistors 212 and 214 and resistor 236 , is connected between terminals D and E.
- the second translation channel, formed by transistors 216 and 218 and resistor 238 , is connected between terminals F and G.
- the two-channel level shifter 200 also includes an NMOS transistor 210 that is connected between terminals B and C and that is used as a reference transistor to bias terminals A and B to a threshold above a low voltage that is connected to terminal C (the source of transistor 210 ).
- the gates of the NMOS transistors are biased to a threshold above the voltage on terminal C by a conductor that connects terminal C to a low voltage power-supply, in response to a bias applied to the A and B terminals through an external resistor, by a power supply that is at a level of at least a threshold above the low voltage supply.
- the two translation channels (D, E and F, G) are used to provide a level shift between signals in the low voltage domain to signals in the high voltage domain.
- the transistor 212 acts like a low resistance connection between the terminals D and E as the terminal voltages approach the reference voltage on terminal C, with the gate-to-source voltage of the transistor 212 approaching the threshold of the reference transistor 210 and the channel resistance increasing rapidly as the transistor 212 turns off.
- the two-channel level shifter 200 further includes electrostatic discharge (ESD) protection circuitry that includes primary ESD protection devices (ESD 1 , ESD 3 , ESD 4 , ESD 5 , ESD 6 , ESD 7 and ESD 8 ) and secondary ESD protection devices (ESD 2 , ESD 9 , and ESD 10 ).
- Terminal A is connected to a primary ESD protection device ESD 1 , to a series resistor 230 , to the sources of the PMOS transistors and to the back gates in the control logic 250 and 252 .
- the resistor 230 connects terminal A to the gate of the reference transistor 210 , to the secondary ESD protection device ESD 2 , to resistor 232 and to resistor 234 .
- a control circuit for transistor 214 is formed by resistor 232 , transistor 220 and coupling element C 0 .
- the resistor 232 , the transistor 220 , and the coupling element C 0 form the control circuit for transistor 214 .
- the coupling element C 0 reduces or minimizes the dynamic change in the gate to terminal E voltage during a fast high to low transition on terminal E, thereby reducing the change in resistance of the path between terminals D and E formed by the series combination of resistor 236 and transistor 214 .
- the transistor 220 acts as a clamp during low to high transitions, thereby preventing the gate of transistor 220 from overshooting (e.g., as compared to the low reference voltage on terminal C plus a threshold nominal operating point).
- the resistor 232 acts as a recharge element by slowly returning the gate of the transistor 214 to the correct operating point after a high to low transition on terminal E.
- the connection from terminal D to terminal E through transistor 214 and resistor 236 is always active during a high to low transition.
- the transistor 212 forms a parallel path between terminals D and E after the high to low transition to reduce/minimize the static low.
- the gate control circuit for the transistor 212 is formed by resister 240 , secondary ESD protection device ESD 9 and control logic block 250 .
- the control logic 250 is an inverting function that pulls the gate of the transistor 212 up to the low reference voltage on terminal C, plus a threshold bias voltage after the input goes low. The control logic 250 also pulls the gate to ground when the input (terminal E) is high.
- control logic block 250 effects a low feed-through current when the terminal E is high, and charges the gate of transistor 212 slowly when switching to the low-resistance state.
- a multiple stage inverting buffer e.g., 3, 5, or 7 stages
- control logic 250 turns the transistor 212 on gradually after the terminal E is low. In addition, the control logic 250 turns the transistor 212 off quickly enough after terminal E goes high so that the transistor 212 is off before the next high to low transition (e.g., where any relative time period is set based upon specific circuit conditions). In some implementations, the parallel transistor 212 is turned on or off at a time period that is not less than about 60 nanoseconds, and corresponding switched by about 120 nanoseconds, which times can be tailored to specific operating ranges.
- the second translation channel (transistors 216 and 218 and resistor 238 ) functions in the same manner as the first translation channel.
- the control circuit for transistor 218 is formed by resistor 234 , transistor 222 and coupling element C 1 .
- the terminals F and G are connected by the series connection of transistor 218 and resistor 238 in parallel with transistor 216 .
- the gate control circuit for transistor 216 is formed by resistor 242 , which is connected between terminal G, secondary ESD protection device ESD 10 , and the input of control logic block 252 .
- the gate of the transistor 216 is connected to the output of the control logic 252 , which functions in the same manner as control logic 250 .
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Nonlinear Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Abstract
Description
- The present invention relates generally to edge rate suppression for communications busses, and more specifically, to edge rate suppression in an open drain bus.
- An open drain bus, such as an Inter-Integrated Circuit bus, a System Management Bus (SMBus) and others, includes a data line and a clock line. The Inter-Integrated Circuit bus is often referred to as an IIC, I2C or I2C bus, and is hereinafter referred to as an I2C bus. The data line and the clock line can each be referred to individually as a bus line, or simply as a line. Each of the bus lines is connected to a pull-up resistor, interface devices and a capacitance representing distributed capacitance of the bus line and the total input capacitance of the connected interface devices. The data transfer rate depends upon the speed at which the resistor can charge the capacitance.
- I2C buses are used in a variety of implementations, including those involving servers and computers, with applications including system monitoring and configuration. However, the I2C pins on certain devices, such as processors and ASICS, often use GPIO pins with high drive strength and no edge rate control. These approaches can result in problems with overshoot and noise, as may be applicable, for example, to falling rates at transitions that are less than the round trip time for the I2C bus. Related issues may arise in connection with the reflection of waves off of the end of the bus, which can result in turning on of clamp/body diodes on parts distributed along the bus. Other issues may also arise in compensating for fast transitions, as other characteristics of I2C bus communications can be affected, such as those limiting the voltage level that can be used to drive the bus to a logic low.
- The implementation of various disparate devices with I2C busses, and of edge rate suppression for such devices, continues to be challenging in view of the above and other issues.
- The present invention is exemplified in a number of implementations and applications, some of which are summarized below.
- Consistent with an example embodiment of the present invention, an edge rate suppression circuit arrangement is provided for operation with an open drain bus. The circuit arrangement includes a variable resistive circuit having an input for receiving a variable voltage signal and an output coupled to the open drain bus, and a control circuit configured to operate the variable resistive circuit. The control circuit operates the variable resistive circuit to switch from a high resistance state to a low resistance state in response to the variable voltage signal undergoing a transition from a high voltage level to a low voltage level. The control circuit further operates the variable resistive circuit to switch from the low resistance state to the high resistance state in response to the voltage signal undergoing a transition from a low voltage level to a high voltage level.
- In another example embodiment, a communication system includes an I2C bus that includes a bi-directional serial data line and a serial clock line; devices coupled to communicate on the bus, a two-channel variable resistive circuit and a control circuit that controls the variable resistive circuit. The variable resistive circuit is configured to couple one of the devices to the bus, each channel respectively coupled to one of the bi-directional channels of the serial data line and having an input for receiving a variable voltage signal for the bus and an output coupled to the bus. The control circuit is configured to operate the variable resistive circuits to, for each circuit, switch the variable resistive circuit from a high resistance state to a low resistance state in response to the variable voltage signal undergoing a transition from a high voltage level to a low voltage level, and switch the variable resistive circuit from the low resistance state to the high resistance state in response to the voltage signal undergoing a transition from a low voltage level to a high voltage level.
- Other example embodiments are directed to methods involving approaches such as those discussed above.
- The above summary is not intended to describe each embodiment or every implementation of the present disclosure. The figures and detailed description that follow more particularly exemplify various embodiments.
- The invention may be more completely understood in consideration of the following detailed description of various embodiments of the invention in connection with the accompanying drawings, in which:
-
FIG. 1 shows a block diagram of a communications system, according to an example embodiment of the present invention; and -
FIG. 2 shows a circuit diagram of a two-channel level shifter, according to another example embodiment of the present invention. - While the invention is amenable to various modifications and alternative forms, specifics thereof have been shown by way of example in the drawings and will be described in detail. It should be understood, however, that the intention is not to limit the invention to the particular embodiments described. On the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the scope of the invention including aspects defined by the claims.
- The present invention is believed to be applicable to a variety of different types of processes, devices and arrangements for use with an open drain bus. While the present invention is not necessarily so limited, various aspects of the invention may be appreciated through a discussion of examples using this context.
- According to an example embodiment of the present invention, an edge rate suppression circuit operates with an open drain bus, such as an I2C bus having a bi-directional serial data line and a serial clock line. The circuit arrangement includes a variable resistive circuit that is connected in series between the open drain bus and one or more devices that communicate over the open drain bus, and operates at different resistance states to accommodate different types of devices that access the bus, and suppresses edge rates of voltage signals on the bus, as received from the devices in accordance with their respective bus access. The variable resistive circuit has an input for receiving a voltage signal from the devices communicating on the open drain bus, and an output coupled to the open drain bus.
- A control circuit operates the variable resistive circuit at different resistance states, based upon transitions of incoming voltage signals, to control the edge rate for voltage transitions on the bus. For instance, in response to the voltage signal undergoing a transition from a high voltage level to a low voltage level, the control circuit switches the variable resistive circuit from a high resistance state to a low resistance state, which can be used to reduce (e.g., minimize) the voltage level required to drive the bus low (VOL). In response to the incoming voltage signal undergoing a transition from the low voltage level to the high voltage level, the control circuit switches the variable resistive circuit from the low resistance state to the high resistance state to prepare for a subsequent transition from high to low voltage.
- According to another example embodiment of the present invention, an I2C bus arrangement includes an edge rate suppression circuit that facilitates non-I2C compliant communications. Generally, the I2C bus circuit is configured for effecting control and monitoring functions in a computer circuit, such as a computer and/or computer server, some of which are not completely compliant with the I2C specification (see, e.g., Version 3 of the I2C specification (19 Jun. 2007), available from NXP Semiconductors of Eindhoven, The Netherlands, which is fully incorporated herein by reference). The edge-rate suppression circuit suppresses the edge rate of voltage transitions for the non-compliant communications, to permit use of the I2C bus by various devices, such as those employing general-purpose input/outputs (GPIOs) to drive the I2C bus at relatively high drive strength.
- In one implementation, an advanced process part such as a processor or application-specific integrated circuit (ASIC) uses a GPIO to drive the I2C bus, and the edge-rate suppression circuit is used on the I2C bus to control the edge rate of voltage signals on the bus, responsive to the output drive strength of the GPIO. The edge-rate suppression circuit slows down the falling edge seen by other parts on the bus to reduce and/or otherwise minimize undershoot and noise problems. In one implementation, the edge-rate suppression circuit is configured to provide higher resistance during the falling (high-to-low) transition of a voltage signal, and then to provide a low resistance after the falling edge.
- In connection with the above and other embodiments as described herein, the respective variable resistance transitions may be carried out in different manners, relative to the respective voltage signal supplied to the bus. For instance, the variable resistance may be adjusted from low to high resistance immediately responsive to, or after a delay period subsequent to, a transition of an incoming voltage signal from low to high voltage. Similarly, the resistance may be adjusted from high to low concurrent with, or at some delay period after, a transition of an incoming signal from high to low voltage.
- According to a further example embodiment of the present invention, an adaptive/variable resistor at an input to an I2C bus is operated at a relatively high resistance value for a high to low voltage transition, at a lower resistance value after the transition in order to reduce (e.g., minimize) static VOL, and again at a higher value on a low to high voltage transition to prepare for a subsequent high to low voltage transition, relative to the capacitance of the I2C bus. The adaptive/variable resistor has an RC rise time that is set via the resistance state of the resistor to control the edge rate transition of incoming voltage signals as seen on the bus, which may be used to permit operation of various disparate circuits on the bus, including relatively low-power circuits and relatively high-power circuits, in accordance with different protocols.
- Turning now to the figures,
FIG. 1 shows a block diagram of a communications system, according to another example embodiment of the present invention. Thesystem 100 includes a plurality ofdevices I2C bus 110 and that communicate with each other over the I2C bus. As represented by the ellipsis betweendevices - The I2C
bus 110 passes communications between the devices 102-108 using a bi-directional two-wire bus (plus power and ground). The devices 102-108 are connected to each of the two wires on thebus 110, one serial data line (SDA) for the communication of data, and the other serial clock line (SCL) for the control and synchronization of the communication of data between the devices 102-108. Each of the devices 102-108 is connected in parallel to each of the other devices, and each of the bus lines (SDA and SCL) function as a wired-AND of all the parts on the bus. - When one or more of the devices 102-108 is configured as an open-collector/open-drain device, and a pull-up
resistive circuit 111 maintains a logic high value on the bus while the bus is in the quiescent state. When a device desires access to the bus, the device pulls the bus to a logic low value, via the open-collector/open-drain device that is placed in a conductive state to ground potential. - The devices 102-108 connected to an I2C bus are each identifiable by an address, and can operate as a transmitter, a receiver, or both. Data transfers are effected using a master-slave communications protocol. A master is a device that initiates a data transfer and generates the clock signals to permit the transfer; any device that is addressed is considered a slave for this transfer. The data transfer can be initiated by a master to either transmit data to the slave (herein designated as write), or to request data from the slave (herein designated as read).
- In a quiescent state, both the SDA and SCL bus lines are in the logic-high state (herein designated as high, or logic state of 1). A master initiates a data transfer by asserting a transition to a logic-low state (herein designated as low, or logic state of 0) on the SDA line while the SCL line is high; this is termed a START condition. Thereafter, the master toggles the SCL line to control the synchronization of the data transfer; data value changes occur on the SDA line when the SCL clock is low, and the state of the SDA line is considered valid when the SCL clock is high. To terminate the data transfer, the master asserts a low-to-high transition on the SDA line while the SCL clock is high; this is termed a STOP condition. Thereafter, any device may assume control of the bus as a master by asserting a high-to-low transition on the SDA line, as above.
- In one embodiment, the
device 102 is a processor that uses a GPIO master device to drive theI2C bus 110 at a relatively high voltage level. A variableresistive circuit 112 is connected in series between thedevice 102 and theI2C bus 110. Acontrol circuit 114 controls the variableresistive circuit 112 responsive to transitions of the voltage level of thebus I2C bus 110 which thedevice 102 drives in a manner such as described above, to control the edge rate of falling (high-to-low) transitions on the bus. In some implementations, the variableresistive circuit 112 is placed in close proximity to thedevice 102 to mitigate transmission line effects on thesignal 116 while the variable resistive circuit slows the falling edge on theI2C bus 110. - The
control circuit 114 controls the variableresistive circuit 112 to effect edge rate control in one or more of a variety of manners. In one implementation, thecontrol circuit 114 controls theresistive circuit 112 at high and low resistive values, to maintain a high value for high-to-low transitions. In this context, thecontrol circuit 114 sends a signal to the variableresistive circuit 112 to switch the variableresistive circuit 112 from a high resistance state to a low resistance state in response to thesignal 116 undergoing a transition from a high voltage level to a low voltage level. Thecontrol circuit 114 sends a signal to the variableresistive circuit 112 to switch the variableresistive circuit 112 from the low resistance state to the high resistance state in response to thesignal 116 undergoing a transition from a low voltage level to a high voltage level, in preparation for a subsequent high-to-low transition. - In one implementation, the
control circuit 114 is also configured to operate the variableresistive circuit 112 by maintaining the variableresistive circuit 112 in its present resistance state between voltage transitions. For example, thecontrol circuit 114 maintains the variableresistive circuit 112 in the low resistance state from a high to a low transition until the next low to high transition and thecontrol circuit 114 maintains the variableresistive circuit 112 in the high resistance state from a low to a high transition until the next high to low transition. - In some embodiments, the variable
resistive circuit 112 operates to pull up thebus 116. For example, ifdevice 102 is a low voltage device having an open drain output, the variableresistive circuit 112 can provide both falling edge rate control and level translation as described herein. With these embodiments, thesystem 100 may be operated using variableresistive circuit 112 in connection with, or separate from, the pull-upresistive circuit 111. -
FIG. 2 shows circuit diagram of a two-channellevel shifter circuit 200 that incorporates edge rate suppression, according to another example embodiment of the present invention. The two-channel level shifter 200 includes terminals A, B, C, D, E, F, G, and ground (gnd). The ground terminal is connected to the substrate of a chip upon which the shifter circuit is implemented, to back gates of NMOS transistors on the chip, and to the source connection for NMOS transistors used incontrol logic - The two-
channel level shifter 200 includes two translation channels. The first translating channel, formed bytransistors resistor 236, is connected between terminals D and E. The second translation channel, formed bytransistors resistor 238, is connected between terminals F and G. - The two-
channel level shifter 200 also includes anNMOS transistor 210 that is connected between terminals B and C and that is used as a reference transistor to bias terminals A and B to a threshold above a low voltage that is connected to terminal C (the source of transistor 210). The gates of the NMOS transistors are biased to a threshold above the voltage on terminal C by a conductor that connects terminal C to a low voltage power-supply, in response to a bias applied to the A and B terminals through an external resistor, by a power supply that is at a level of at least a threshold above the low voltage supply. The two translation channels (D, E and F, G) are used to provide a level shift between signals in the low voltage domain to signals in the high voltage domain. For example, if the logic in both domains is open drain, high logic levels are provided in both power supply domains and the signals are bidirectional (as in the case of an I2C bus). Thetransistor 212 acts like a low resistance connection between the terminals D and E as the terminal voltages approach the reference voltage on terminal C, with the gate-to-source voltage of thetransistor 212 approaching the threshold of thereference transistor 210 and the channel resistance increasing rapidly as thetransistor 212 turns off. - The two-
channel level shifter 200 further includes electrostatic discharge (ESD) protection circuitry that includes primary ESD protection devices (ESD1, ESD3, ESD4, ESD5, ESD6, ESD7 and ESD8) and secondary ESD protection devices (ESD2, ESD9, and ESD10). Terminal A is connected to a primary ESD protection device ESD1, to aseries resistor 230, to the sources of the PMOS transistors and to the back gates in thecontrol logic resistor 230 connects terminal A to the gate of thereference transistor 210, to the secondary ESD protection device ESD2, toresistor 232 and toresistor 234. - Turning again to the first translating channel formed by
transistors resistor 236 and related variable resistance control. A control circuit fortransistor 214 is formed byresistor 232,transistor 220 and coupling element C0. Theresistor 232, thetransistor 220, and the coupling element C0 form the control circuit fortransistor 214. - In one implementation, the coupling element C0 reduces or minimizes the dynamic change in the gate to terminal E voltage during a fast high to low transition on terminal E, thereby reducing the change in resistance of the path between terminals D and E formed by the series combination of
resistor 236 andtransistor 214. Thetransistor 220 acts as a clamp during low to high transitions, thereby preventing the gate oftransistor 220 from overshooting (e.g., as compared to the low reference voltage on terminal C plus a threshold nominal operating point). Theresistor 232 acts as a recharge element by slowly returning the gate of thetransistor 214 to the correct operating point after a high to low transition on terminal E. In one implementation, the connection from terminal D to terminal E throughtransistor 214 andresistor 236 is always active during a high to low transition. - The
transistor 212 forms a parallel path between terminals D and E after the high to low transition to reduce/minimize the static low. The gate control circuit for thetransistor 212 is formed byresister 240, secondary ESD protection device ESD9 and controllogic block 250. Thecontrol logic 250 is an inverting function that pulls the gate of thetransistor 212 up to the low reference voltage on terminal C, plus a threshold bias voltage after the input goes low. Thecontrol logic 250 also pulls the gate to ground when the input (terminal E) is high. - In one implementation, the
control logic block 250 effects a low feed-through current when the terminal E is high, and charges the gate oftransistor 212 slowly when switching to the low-resistance state. For example, a multiple stage inverting buffer (e.g., 3, 5, or 7 stages) can be used with long gate length devices to reduce/minimize current. - In another implementation, the
control logic 250 turns thetransistor 212 on gradually after the terminal E is low. In addition, thecontrol logic 250 turns thetransistor 212 off quickly enough after terminal E goes high so that thetransistor 212 is off before the next high to low transition (e.g., where any relative time period is set based upon specific circuit conditions). In some implementations, theparallel transistor 212 is turned on or off at a time period that is not less than about 60 nanoseconds, and corresponding switched by about 120 nanoseconds, which times can be tailored to specific operating ranges. - The second translation channel (
transistors transistor 218 is formed byresistor 234,transistor 222 and coupling element C1. The terminals F and G are connected by the series connection oftransistor 218 andresistor 238 in parallel withtransistor 216. The gate control circuit fortransistor 216 is formed byresistor 242, which is connected between terminal G, secondary ESD protection device ESD10, and the input ofcontrol logic block 252. The gate of thetransistor 216 is connected to the output of thecontrol logic 252, which functions in the same manner ascontrol logic 250. - While the present invention has been described above and in the claims that follow, those skilled in the art will recognize that many changes may be made thereto without departing from the spirit and scope of the present invention.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/630,453 US7999569B2 (en) | 2009-12-03 | 2009-12-03 | Edge rate suppression for open drain buses |
CN201010575758XA CN102087638A (en) | 2009-12-03 | 2010-12-02 | Edge rate suppression for open drain buses |
EP10193434A EP2330739A1 (en) | 2009-12-03 | 2010-12-02 | Edge rate suppression for open drain buses |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/630,453 US7999569B2 (en) | 2009-12-03 | 2009-12-03 | Edge rate suppression for open drain buses |
Publications (2)
Publication Number | Publication Date |
---|---|
US20110133771A1 true US20110133771A1 (en) | 2011-06-09 |
US7999569B2 US7999569B2 (en) | 2011-08-16 |
Family
ID=43828410
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/630,453 Expired - Fee Related US7999569B2 (en) | 2009-12-03 | 2009-12-03 | Edge rate suppression for open drain buses |
Country Status (3)
Country | Link |
---|---|
US (1) | US7999569B2 (en) |
EP (1) | EP2330739A1 (en) |
CN (1) | CN102087638A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140095750A1 (en) * | 2012-10-02 | 2014-04-03 | STMicroelectronics Rousset) SAS | Method for Managing the Operation of a Circuit Connected to a Two-Wire Bus |
US8887120B1 (en) * | 2013-12-27 | 2014-11-11 | Freescale Semiconductor, Inc. | Timing path slack monitoring system |
CN108282161A (en) * | 2018-01-25 | 2018-07-13 | 郑州云海信息技术有限公司 | A kind of reduction regulation circuit of automatic adjustment working frequency |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104536307A (en) * | 2014-11-19 | 2015-04-22 | 北京七芯中创科技有限公司 | Anti-interference open-drain communication circuit |
DE102018205217A1 (en) * | 2018-04-06 | 2019-10-10 | Robert Bosch Gmbh | Circuit for a bus system and method for operating a circuit |
CN108647171B (en) * | 2018-05-25 | 2024-02-13 | 深圳市度信科技有限公司 | Signal slope control system and method |
CN109062832B (en) * | 2018-07-26 | 2021-10-15 | 郑州云海信息技术有限公司 | Method, device and storage medium for adjusting I2C bus parameters |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5021691A (en) * | 1988-06-27 | 1991-06-04 | Nec Corporation | Level conversion circuit having capability of supplying output signal with controlled logical level |
US5539341A (en) * | 1993-06-08 | 1996-07-23 | National Semiconductor Corporation | CMOS bus and transmission line driver having programmable edge rate control |
US5557223A (en) * | 1993-06-08 | 1996-09-17 | National Semiconductor Corporation | CMOS bus and transmission line driver having compensated edge rate control |
US5818260A (en) * | 1996-04-24 | 1998-10-06 | National Semiconductor Corporation | Transmission line driver having controllable rise and fall times with variable output low and minimal on/off delay |
US5877634A (en) * | 1991-10-15 | 1999-03-02 | Texas Instruments Incorporated | CMOS buffer with controlled slew rate |
US5883531A (en) * | 1997-08-18 | 1999-03-16 | National Semiconductor Corporation | Universal serial bus driver having MOS transistor gate capacitor |
US6173350B1 (en) * | 1997-10-17 | 2001-01-09 | Eveready Battery Company Inc. | System and method for writing data to a serial bus from a smart battery |
US20030107909A1 (en) * | 2001-10-19 | 2003-06-12 | Hitachi, Ltd. | Semiconductor device |
US20080164932A1 (en) * | 2007-01-10 | 2008-07-10 | Texas Instruments Incorporated | Semi-buffered auto-direction-sensing voltage translator |
US20090206875A1 (en) * | 2008-02-15 | 2009-08-20 | Spectralinear, Inc. | Programmable io architecture |
US20090243695A1 (en) * | 2008-04-01 | 2009-10-01 | Thoma Jeffrey M | Bi-directional level shifted interrupt control |
US20100064088A1 (en) * | 2008-09-08 | 2010-03-11 | Microchip Technology Incorporated | High speed transient active pull-up i2c |
US7733142B2 (en) * | 2005-02-25 | 2010-06-08 | Nxp B.V. | Edge rate control for 12C bus applications |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6433622B1 (en) | 2000-08-17 | 2002-08-13 | Koninklijke Philips Electronics N.V. | Voltage stabilized low level driver |
-
2009
- 2009-12-03 US US12/630,453 patent/US7999569B2/en not_active Expired - Fee Related
-
2010
- 2010-12-02 CN CN201010575758XA patent/CN102087638A/en active Pending
- 2010-12-02 EP EP10193434A patent/EP2330739A1/en not_active Withdrawn
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5021691A (en) * | 1988-06-27 | 1991-06-04 | Nec Corporation | Level conversion circuit having capability of supplying output signal with controlled logical level |
US5877634A (en) * | 1991-10-15 | 1999-03-02 | Texas Instruments Incorporated | CMOS buffer with controlled slew rate |
US5539341A (en) * | 1993-06-08 | 1996-07-23 | National Semiconductor Corporation | CMOS bus and transmission line driver having programmable edge rate control |
US5557223A (en) * | 1993-06-08 | 1996-09-17 | National Semiconductor Corporation | CMOS bus and transmission line driver having compensated edge rate control |
US5818260A (en) * | 1996-04-24 | 1998-10-06 | National Semiconductor Corporation | Transmission line driver having controllable rise and fall times with variable output low and minimal on/off delay |
US5883531A (en) * | 1997-08-18 | 1999-03-16 | National Semiconductor Corporation | Universal serial bus driver having MOS transistor gate capacitor |
US6173350B1 (en) * | 1997-10-17 | 2001-01-09 | Eveready Battery Company Inc. | System and method for writing data to a serial bus from a smart battery |
US20030107909A1 (en) * | 2001-10-19 | 2003-06-12 | Hitachi, Ltd. | Semiconductor device |
US7733142B2 (en) * | 2005-02-25 | 2010-06-08 | Nxp B.V. | Edge rate control for 12C bus applications |
US20080164932A1 (en) * | 2007-01-10 | 2008-07-10 | Texas Instruments Incorporated | Semi-buffered auto-direction-sensing voltage translator |
US20090206875A1 (en) * | 2008-02-15 | 2009-08-20 | Spectralinear, Inc. | Programmable io architecture |
US20090243695A1 (en) * | 2008-04-01 | 2009-10-01 | Thoma Jeffrey M | Bi-directional level shifted interrupt control |
US20100064088A1 (en) * | 2008-09-08 | 2010-03-11 | Microchip Technology Incorporated | High speed transient active pull-up i2c |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140095750A1 (en) * | 2012-10-02 | 2014-04-03 | STMicroelectronics Rousset) SAS | Method for Managing the Operation of a Circuit Connected to a Two-Wire Bus |
US9489334B2 (en) * | 2012-10-02 | 2016-11-08 | Stmicroelectronics (Rousset) Sas | Method for managing the operation of a circuit connected to a two-wire bus |
US8887120B1 (en) * | 2013-12-27 | 2014-11-11 | Freescale Semiconductor, Inc. | Timing path slack monitoring system |
CN108282161A (en) * | 2018-01-25 | 2018-07-13 | 郑州云海信息技术有限公司 | A kind of reduction regulation circuit of automatic adjustment working frequency |
Also Published As
Publication number | Publication date |
---|---|
US7999569B2 (en) | 2011-08-16 |
CN102087638A (en) | 2011-06-08 |
EP2330739A1 (en) | 2011-06-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7999569B2 (en) | Edge rate suppression for open drain buses | |
JP6132446B2 (en) | Controller area network bus transmitter with complementary source follower driver | |
CN110660431B (en) | Input/output driver of fourth generation double data rate memory | |
US7928766B2 (en) | Semi-buffered auto-direction-sensing voltage translator | |
US7773689B2 (en) | Multimodal memory controllers | |
WO2018005115A1 (en) | Edp mipi dsi combination architecture | |
EP2478627A1 (en) | An integrated circuit adapted to be selectively ac or dc coupled | |
WO2007117744A2 (en) | Electronic device and method | |
US20180012886A1 (en) | On-die system electrostatic discharge protection | |
US7005891B2 (en) | Data transmission circuit for universal serial bus system | |
EP2713266A1 (en) | Driver circuit | |
JPH11330944A (en) | Dynamic line terminating clamping circuit | |
US7863933B2 (en) | Tri-state I/O port | |
US8614598B2 (en) | Output circuit, system including output circuit, and method of controlling output circuit | |
JP3708897B2 (en) | Output buffer circuit | |
US10346339B2 (en) | Signal path isolation for conductive circuit paths and multipurpose interfaces | |
US10411458B2 (en) | Overvoltage protection device | |
US20230097034A1 (en) | Bi-Directional Bus Repeater | |
US6054875A (en) | Output buffer for a mixed voltage environment | |
US20080111580A1 (en) | Suppressing ringing in high speed CMOS output buffers driving transmission line load | |
EP2487796B1 (en) | Output circuit, system including output circuit, and method of controlling output circuit | |
US6167321A (en) | Interface module with protection circuit and method of protecting an interface | |
CN116054810B (en) | Level conversion circuit and electronic device | |
US11921651B2 (en) | Interface module with low-latency communication of electrical signals between power domains | |
US9344081B2 (en) | Line driver with separate pre-driver for feed-through capacitance |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CONFIRMATORY ASSIGNMENT;ASSIGNOR:ANDERSON, ALMA STEPHENSON;REEL/FRAME:026131/0413 Effective date: 20110414 Owner name: NXP B.V., NETHERLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ANDERSON, ALMA STEPHENSON;REEL/FRAME:026128/0121 Effective date: 20091202 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: PARTNERS FOR CORPORATE RESEARCH INTERNATIONAL, CAY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NXP B. V.;REEL/FRAME:031334/0449 Effective date: 20120907 |
|
AS | Assignment |
Owner name: FUTURE LINK SYSTEMS, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PARTNERS FOR CORPORATE RESEARCH INTERNATIONAL;REEL/FRAME:032399/0965 Effective date: 20130808 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20190816 |