US20100244227A1 - Semiconductor packages and electronic systems including the same - Google Patents
Semiconductor packages and electronic systems including the same Download PDFInfo
- Publication number
- US20100244227A1 US20100244227A1 US12/656,086 US65608610A US2010244227A1 US 20100244227 A1 US20100244227 A1 US 20100244227A1 US 65608610 A US65608610 A US 65608610A US 2010244227 A1 US2010244227 A1 US 2010244227A1
- Authority
- US
- United States
- Prior art keywords
- memory
- memory chip
- chip
- substrate
- semiconductor package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/49—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions wire-like arrangements or pins or rods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48235—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/4917—Crossed wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06506—Wire or wire-like electrical connections between devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01083—Bismuth [Bi]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- Example embodiments relate to semiconductor devices and electronic systems including the same, and more particularly, to semiconductor packages having a plurality of semiconductor chips mounted thereon and electronic systems including the same.
- Semiconductor products require processing of high-volume data in spite of a decrease in their volume.
- highly integrated semiconductor chips used in the semiconductor products and implemented in the semiconductor chips as a single package are necessary.
- higher integration of the semiconductor chips is difficult to achieve due to the limitation of integration technologies and is more expensive.
- a semiconductor package there is provided a semiconductor package.
- a substrate is provided.
- a first memory chip may be stacked on a first portion of a substrate.
- a controller chip may be stacked on a second portion of the substrate, which is different from the first portion.
- At least one first bonding wire may connect the first memory chip with the controller chip.
- At least one second bonding wire may connect the first memory chip with the substrate, and may be electrically connected with the at least one first bonding wire.
- the first memory chip may include at least one first electrode pad
- the controller chip may include at least one second electrode pad
- the at least one first bonding wire may connect the at least one first electrode pad with the at least one second electrode pad.
- the semiconductor package may further include a plurality of second memory chips stacked on the first memory chip, and the plurality of second memory chips may be electrically connected with the first memory chip.
- a plurality of third bonding wires may connect the plurality of second memory chips with the first memory chip.
- a third memory chip may be stacked on or below the first memory chip on the substrate, and at least one fourth bonding wire may connect the third memory chip with the substrate.
- the controller chip may be a logic chip configured to control the first memory chip and has a plurality of redistribution lines thereon.
- a semiconductor package there is provided a semiconductor package.
- a substrate including a plurality of bonding fingers is provided.
- a first memory chip may be stacked on a first portion of the substrate, and may include a plurality of first electrode pads.
- a controller chip may be stacked on a second portion of the substrate, which is different from the first portion, and may include a plurality of second electrode pads.
- a plurality of first bonding wires may connect the plurality of first electrode pads with the plurality of second electrode pads.
- a plurality of second bonding wires may connect the plurality of second electrode pads with the plurality of bonding fingers.
- a signal of the first memory chip may be transmitted to the substrate through the plurality of first bonding wires and the plurality of second bonding wires.
- the length of an electrical path from the plurality of first electrode pads to the substrate corresponds to the sum of the lengths of the first bonding wire and the second bonding wire.
- the controller chip may further include a plurality of redistribution pads and a plurality of redistribution lines configured to connect the plurality of second electrode pads with the plurality of redistribution pads, and the plurality of second bonding wires may connect the plurality of bonding fingers with the plurality of redistribution pads.
- the semiconductor package may further include a plurality of second memory chips stacked on the first memory chip, the plurality of second memory chips configured to electrically connect with the first memory chip, and a plurality of third bonding wires connecting the plurality of second memory chips with the first memory chip.
- two of the plurality of second memory chips may be adjacent to each other and may be stacked in offset directions from one another and one of the plurality of second memory chips, which is the lowermost, may be connected with the first memory chip.
- the semiconductor package may further include a third memory chip stacked on or below the first memory chip on the substrate, and at least one fourth bonding wire connecting the third memory chip with the substrate.
- an electronic system may include an input/output unit communicating data with an external device, a memory unit storing the data and a processor unit executing the data, wherein the memory unit includes either of the semiconductor packages of example embodiments.
- the processor unit, the input/output unit, and the memory unit may communicate data therebetween via a bus.
- FIGS. 1 , 3 and 9 are plane views illustrating semiconductor packages according to example embodiments
- FIG. 2 is a cross-sectional view of the semiconductor package illustrated in FIG. 1 ;
- FIGS. 4-8 are cross-sectional views illustrating semiconductor packages according to example embodiments.
- FIG. 10 is a block diagram illustrating an electronic system according to example embodiments.
- inventive concept will be described in detail by describing example embodiments with reference to the accompanying drawings.
- inventive concept is not limited by example embodiments to be disclosed below and may be implemented in various forms.
- Example embodiments are only provided to make the disclosure of the inventive concept complete and make those of ordinary skill in the art fully know the scope of the inventive concept.
- the sizes of elements may be exaggerated for convenience of illustration.
- FIG. 1 is a plane view illustrating a semiconductor package according to example embodiments.
- FIG. 2 is a cross-sectional view of the semiconductor package illustrated in FIG. 1 .
- a substrate 110 is provided.
- the substrate 110 may include various types of substrates, e.g., a printed circuit board (PCB), a flexible substrate and/or a tape substrate.
- the substrate 110 may include bonding fingers 104 on a top surface thereof and/or bump pads 102 on a bottom surface thereof.
- Conductive bumps 115 may be attached on the bump pads 102 .
- the conductive bumps 115 may include solder balls.
- the numbers and arrangements of the bonding fingers 104 , the bump pads 102 , and the conductive bumps 115 are illustrated and may be properly selected according to the type and capacity of the semiconductor package.
- a first memory chip 130 may be stacked on a first portion of the substrate 110 .
- the first memory chip 130 may be stacked on the first portion of the substrate 110 by interposing an adhesive member 125 between the first memory chip 130 and the first portion of the substrate 110 .
- a controller chip 140 may be stacked on a second portion of the substrate 110 , which is different from the first portion.
- the controller chip 140 may be stacked on the second portion of the substrate 110 by interposing an adhesive member 133 between the controller chip 140 and the second portion of the substrate 110 .
- the first memory chip 130 and the controller chip 140 may be disposed adjacent to each other on different regions of the substrate 110 .
- the first memory chip 130 may include first electrode pads 132 on a top surface thereof.
- the first electrode pads 132 may be connected with an internal circuit of the first memory chip 130 through a wiring structure.
- the controller chip 140 may include second electrode pads 142 on a top surface thereof.
- the second electrode pads 142 may be connected with an internal circuit of the controller chip 140 through a writing structure.
- the first electrode pads 132 and the second electrode pads 142 may be used as terminals for signal transmission of the first memory chip 130 and the controller chip 140 .
- the numbers and arrangements of the first electrode pads 132 and the second electrode pads 142 are illustrated and may be properly selected according to the type and capacity of the semiconductor package.
- At least one first bonding wire 135 may connect the first memory chip 130 with the controller chip 140 .
- the first bonding wire 135 may directly connect the first electrode pads 132 with the second electrode pads 142 by using a wire bonding method.
- At least one second bonding wire 145 may connect the controller chip 140 with the substrate 110 .
- the second bonding wire 145 may directly connect the second electrode pads 142 with the bonding fingers 104 by using a wire bonding method.
- the numbers and arrangements of the first bonding wire 135 and the second bonding wire 145 are illustrated and may be properly selected according to the type and capacity of the semiconductor package.
- a signal of the first memory chip 130 may be directly transmitted to the controller chip 140 through the first bonding wire 135 without passing through the substrate 110 , thus reducing a signal transmission path in comparison to transmission of the signal of the first memory chip 130 to the controller chip 140 through the substrate 110 .
- electrical resistance for signal transmission is reduced, thereby improving the performance of the semiconductor package.
- a signal of the controller chip 140 may be transmitted to the substrate 110 through the second bonding wire 145 .
- the substrate 110 may transmit and receive the signal transmitted from the controller chip 140 to and from an external product through the conductive bumps 115 .
- a signal transmission path from the controller chip 140 to the substrate 110 is marked with an arrow in FIG. 2 .
- a molding member 150 may be formed on the substrate 110 such that the molding member 150 may cover the first memory chip 130 , the controller chip 140 , the first bonding wire 135 , and the second bonding wire 145 .
- the molding member 150 may include an epoxy molding compound.
- the first memory chip 130 may be a memory chip and the controller chip 140 may be a logic chip for controlling the memory chip.
- the memory chip may include various types of memories, e.g., a dynamic random access memory (DRAM), a static random access memory (SRAM), a flash memory, a phase change random access memory (PRAM), a resistive random access memory (ReRAM), ferroelectric random access memory (FeRAM), or a magnetoresistive random access memory (MRAM).
- DRAM dynamic random access memory
- SRAM static random access memory
- PRAM phase change random access memory
- ReRAM resistive random access memory
- FeRAM ferroelectric random access memory
- MRAM magnetoresistive random access memory
- Such a semiconductor package may be used as an embedded memory card.
- the controller chip 140 may be a controller for controlling the first memory chip 130 . Because the embedded memory card, unlike an external memory card, does not require a slot, the embedded memory card may be used in small-size mobile devices. The embedded memory card also has flexibility in terms of product design
- FIG. 3 is a plane view illustrating a semiconductor package according to example embodiments.
- the semiconductor package according to example embodiments as illustrated in FIG. 3 is a modification of the semiconductor package illustrated in FIG. 1 , and thus a repetitive description thereof will be omitted.
- a controller chip 140 a may include redistribution pads 144 in addition to second electrode pads 142 a .
- Redistribution lines 143 may connect the second electrode pads 142 a with the redistribution pads 144 to each other.
- the redistribution lines 143 may serve to move the positions of the second electrode pads 142 a to the positions of the redistribution pads 144 .
- the redistribution pads 144 may be disposed adjacent to the bonding fingers 104 placed on the substrate 110 .
- At least one second bonding wire 145 a may connect the redistribution pads 144 with the bonding fingers 104 .
- FIG. 4 is a cross-sectional view illustrating a semiconductor package according to example embodiments.
- the semiconductor package according to example embodiments as illustrated in FIG. 4 may refer to the description of the semiconductor packages illustrated in FIGS. 1 and 2 , and thus a repetitive description thereof will be omitted.
- a plurality of second memory chips 220 , 230 , and 240 may be stacked on one another on the first memory chip 130 .
- the second memory chipsecond memory chips 220 , 230 , and 240 may be stacked on the first memory chip 130 such that they are stacked in offset directions from one another.
- the first memory chip 130 and the second memory chips 220 , 230 , and 240 may be connected with one another such that two of the second memory chips 220 , 230 and 240 , which are adjacent to each other, may be connected in offset directions from one another through third bonding wires 225 , 235 , and 245 .
- the third bonding wire 225 may connect the first memory chip 130 with the second memory chip 220 .
- the third bonding wire 235 may connect the second memory chips 220 and 230
- the third bonding wire 245 may connect the second memory chips 230 and 240 .
- the first memory chip 130 and the second memory chips 220 , 230 , and 240 may be semiconductor chips of the same type.
- signals of the first memory chip 130 and the second memory chips 220 , 230 , and 240 may be transmitted to the substrate 110 through the controller chip 140 or a signal of the substrate 110 may be transmitted to the first memory chip 130 and the second memory chips 220 , 230 , and 240 through the controller chip 140 .
- the controller chip 140 may be substituted by the controller chip 140 a illustrated in FIG. 3 .
- FIG. 5 is a cross-sectional view illustrating a semiconductor package according to example embodiments.
- the semiconductor package according to example embodiments as illustrated in FIG. 5 may refer to the description of the semiconductor packages illustrated in FIGS. 1 and 2 , and thus a repetitive description thereof will be omitted.
- the plurality of second memory chips 220 , 230 , and 240 may be stacked on one another on the first memory chip 130 .
- the second memory chips 220 , 230 , and 240 may be stacked on the first memory chip 130 such that they are stacked in offset directions from one another.
- the first memory chip 130 may be connected with the controller chip 140 through the first bonding wire 135 and the second memory chips 220 , 230 , and 240 may be connected with the controller chip 130 through third bonding wires 225 a , 235 a , and 245 a , respectively.
- the first memory chip 130 and the second memory chips 220 , 230 , and 240 may be of the same or different type.
- signals of the first memory chip 130 and the second memory chips 220 , 230 , and 240 may be transmitted to the substrate 110 through the controller chip 140 or a signal of the substrate 110 may be transmitted to the first memory chip 130 and the second memory chips 220 , 230 , and 240 through the controller chip 140 .
- the controller chip 140 may be substituted by the controller chip 140 a illustrated in FIG. 3 .
- FIG. 6 is a cross-sectional view illustrating a semiconductor package according to example embodiments.
- the semiconductor package according to example embodiments as illustrated in FIG. 6 may refer to the description of the semiconductor packages illustrated in FIGS. 1 and 2 , and thus a repetitive description thereof will be omitted.
- the plurality of second memory chips 220 , 230 , and 240 may be stacked on one another on the first memory chip 130 .
- the first memory chip 130 may be connected with the controller chip 140 through the first bonding wire 135 .
- the second memory chips 220 , 230 , and 240 may be connected with one another such that two of the second memory chips 220 , 230 and 240 , which are adjacent to each other, are connected in offset directions from one another through third bonding wires 235 b and 245 b , and the second memory chip 220 may be connected with the controller chip 130 through a third bonding wire 225 b .
- the second memory chips 220 , 230 , and 240 may be of the same type.
- the first memory chip 130 and the second memory chips 220 , 230 , and 240 may be of the same or different type.
- signals of the first memory chips 130 and the second memory chips 220 , 230 , and 240 may be transmitted to the substrate 110 through the controller chip 140 or a signal of the substrate 110 may be transmitted to the first memory chips 130 and the second memory chips 220 , 230 , and 240 through the controller chip 140 .
- the controller chip 140 may be substituted by the controller chip 140 a illustrated in FIG. 3 .
- FIG. 7 is a cross-sectional view illustrating a semiconductor package according to example embodiments.
- the semiconductor package according to example embodiments as illustrated in FIG. 7 may refer to the description of the semiconductor packages illustrated in FIGS. 1 and 2 , and thus a repetitive description thereof will be omitted.
- the plurality of second memory chips 220 and 230 may be stacked on the first memory chip 130 and a third memory chip 310 may be stacked on the second memory chip 230 .
- the first memory chip 130 , the second memory chips 220 and 230 , and the third memory chip 310 may have an offset stacking structure.
- the first memory chip 130 may be connected with the controller chip 140 through the first bonding wire 135 .
- the second memory chips 220 and 230 may be connected with each other through a third bonding wire 235 c .
- the second memory chip 220 may be connected with the controller chip 140 through a second bonding wire 225 c .
- the third memory chip 310 may be directly connected with the substrate 110 through a fourth bonding wire 315 .
- the first memory chip 130 and the second memory chips 220 and 230 may be of the same type.
- the second memory chips 220 and 230 and the third memory chip 310 may be of the same type or different type.
- signals of the first memory chip 130 and the second memory chips 220 and 230 may be transmitted to the substrate 110 through the controller chip 140 .
- a signal of the third memory chip 310 may be directly transmitted to the substrate 110 or may be transmitted to the controller chip 140 through the substrate 110 .
- the controller chip 140 may be substituted by the controller chip 140 a illustrated in FIG. 3 .
- FIG. 8 is a cross-sectional view illustrating a semiconductor package according to example embodiments.
- the semiconductor package according to example embodiments as illustrated in FIG. 8 may refer to the description of the semiconductor packages illustrated in FIGS. 1 and 2 , and thus a repetitive description thereof will be omitted.
- the plurality of second memory chips 220 , 230 , and 240 may be stacked on the first memory chip 130 and a third memory chip 320 may be stacked below the first memory chip 130 and on the substrate 110 .
- the first memory chip 130 , the second memory chips 220 , 230 , and 240 , and the third memory chip 310 may have a unidirectional or bidirectional offset stacking structure.
- the first memory chip 130 may be connected with the controller chip 140 through the first bonding wire 135 .
- the first memory chip 130 and the second memory chips 220 , 230 , and 240 may be stacked in offset directions from one another and connected through third bonding wires 225 d , 235 d , and 245 d .
- the third memory chip 320 may be directly connected with the substrate 110 through a fourth bonding wire 325 .
- the first memory chip 130 and the second memory chips 220 , 230 , and 240 may be of the same type.
- the second memory chips 220 , 230 , and 240 and the third memory chip 320 may be of the same type or different type.
- Signals of the first memory chip 130 and the second memory chips 220 , 230 , and 240 may be transmitted to the substrate 110 through the controller chip 140 .
- a signal of the third memory chip 320 may be directly transmitted to the substrate 110 or may be transmitted to the controller chip 140 through the substrate 110 .
- the controller chip 140 may be substituted by the controller chip 140 a illustrated in FIG. 3 .
- FIG. 9 is a plane view illustrating a semiconductor package according to example embodiments.
- the semiconductor package according to example embodiments as illustrated in FIG. 9 may refer to the description of the semiconductor packages illustrated in FIGS. 1 and 2 , and thus a repetitive description thereof will be omitted.
- the substrate 110 may include conductive pins 160 instead of the conductive bumps 115 illustrated in FIG. 2 .
- the conductive pins 160 may be at an edge of the substrate 110 .
- the semiconductor package according to example embodiments may be inserted into a slot in the form of a card and thus may be used as an external memory card.
- FIG. 10 is a block diagram illustrating an electronic system according to example embodiments.
- an electronic system 500 may include a processor unit 510 , an input/output unit 530 , and a memory unit 520 , and the processor unit 510 , the input/output unit 530 , and the memory unit 520 may communicate data therebetween by using a bus 540 .
- the processor unit 510 may serve to execute a program and control the electronic system 500 .
- the input/output unit 530 may be used to input and output data to and from the electronic system 500 .
- the electronic system 500 may be connected to an external device, e.g., a personal computer or a network, and communicate data with the external device.
- the memory unit 520 may store codes and data for operations of the processor unit 510 .
- the memory unit 520 may include at least one of the semiconductor packages illustrated in FIGS. 1 through 9 .
- the electronic system 500 may constitute various electronic control devices which require the memory unit 520 , and may be used for mobile phones, MP3 players, navigations, solid state disks (SSDs), or household appliances.
- SSDs solid state disks
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
- Wire Bonding (AREA)
Abstract
Provided are semiconductor packages and electronic systems including the same. A first memory chip may be stacked on a first portion of a substrate. A controller chip may be stacked on a second portion of the substrate, which is different from the first portion. At least one first bonding wire may directly connect the first memory chip with the controller chip. At least one second bonding wire may directly connect the first memory chip with the substrate, and may be electrically connected with the at least one first bonding wire.
Description
- This application claims priority under 35 USC §119 to Korean Patent Application No. 10-2009-0027757, filed on Mar. 31, 2009, in the Korean Intellectual Property Office (KIPO), the entire contents of which are incorporated herein by reference.
- 1. Field
- Example embodiments relate to semiconductor devices and electronic systems including the same, and more particularly, to semiconductor packages having a plurality of semiconductor chips mounted thereon and electronic systems including the same.
- 2. Description of the Related Art
- Semiconductor products require processing of high-volume data in spite of a decrease in their volume. As a result, highly integrated semiconductor chips used in the semiconductor products and implemented in the semiconductor chips as a single package are necessary. However, higher integration of the semiconductor chips is difficult to achieve due to the limitation of integration technologies and is more expensive.
- According to example embodiments, there is provided a semiconductor package. A substrate is provided. A first memory chip may be stacked on a first portion of a substrate. A controller chip may be stacked on a second portion of the substrate, which is different from the first portion. At least one first bonding wire may connect the first memory chip with the controller chip. At least one second bonding wire may connect the first memory chip with the substrate, and may be electrically connected with the at least one first bonding wire.
- In example embodiments, the first memory chip may include at least one first electrode pad, the controller chip may include at least one second electrode pad, and the at least one first bonding wire may connect the at least one first electrode pad with the at least one second electrode pad.
- In example embodiments, the semiconductor package may further include a plurality of second memory chips stacked on the first memory chip, and the plurality of second memory chips may be electrically connected with the first memory chip. A plurality of third bonding wires may connect the plurality of second memory chips with the first memory chip.
- In example embodiments, a third memory chip may be stacked on or below the first memory chip on the substrate, and at least one fourth bonding wire may connect the third memory chip with the substrate. In example embodiments, the controller chip may be a logic chip configured to control the first memory chip and has a plurality of redistribution lines thereon.
- In example embodiments, there is provided a semiconductor package. A substrate including a plurality of bonding fingers is provided. A first memory chip may be stacked on a first portion of the substrate, and may include a plurality of first electrode pads. A controller chip may be stacked on a second portion of the substrate, which is different from the first portion, and may include a plurality of second electrode pads. A plurality of first bonding wires may connect the plurality of first electrode pads with the plurality of second electrode pads. A plurality of second bonding wires may connect the plurality of second electrode pads with the plurality of bonding fingers. A signal of the first memory chip may be transmitted to the substrate through the plurality of first bonding wires and the plurality of second bonding wires.
- In example embodiments, the length of an electrical path from the plurality of first electrode pads to the substrate corresponds to the sum of the lengths of the first bonding wire and the second bonding wire. The controller chip may further include a plurality of redistribution pads and a plurality of redistribution lines configured to connect the plurality of second electrode pads with the plurality of redistribution pads, and the plurality of second bonding wires may connect the plurality of bonding fingers with the plurality of redistribution pads.
- In example embodiments, the semiconductor package may further include a plurality of second memory chips stacked on the first memory chip, the plurality of second memory chips configured to electrically connect with the first memory chip, and a plurality of third bonding wires connecting the plurality of second memory chips with the first memory chip.
- In example embodiments, two of the plurality of second memory chips may be adjacent to each other and may be stacked in offset directions from one another and one of the plurality of second memory chips, which is the lowermost, may be connected with the first memory chip. The semiconductor package may further include a third memory chip stacked on or below the first memory chip on the substrate, and at least one fourth bonding wire connecting the third memory chip with the substrate.
- According to example embodiments, an electronic system may include an input/output unit communicating data with an external device, a memory unit storing the data and a processor unit executing the data, wherein the memory unit includes either of the semiconductor packages of example embodiments. The processor unit, the input/output unit, and the memory unit may communicate data therebetween via a bus.
- Example embodiments will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings in which:
-
FIGS. 1 , 3 and 9 are plane views illustrating semiconductor packages according to example embodiments; -
FIG. 2 is a cross-sectional view of the semiconductor package illustrated inFIG. 1 ; -
FIGS. 4-8 are cross-sectional views illustrating semiconductor packages according to example embodiments; and -
FIG. 10 is a block diagram illustrating an electronic system according to example embodiments. - Hereinafter, the inventive concept will be described in detail by describing example embodiments with reference to the accompanying drawings. However, the inventive concept is not limited by example embodiments to be disclosed below and may be implemented in various forms. Example embodiments are only provided to make the disclosure of the inventive concept complete and make those of ordinary skill in the art fully know the scope of the inventive concept. In the drawings, the sizes of elements may be exaggerated for convenience of illustration.
- It will be understood that, although the terms first, second, third etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are used to distinguish one element from another. Thus, a first element discussed below could be termed a second element without departing from the teachings of example embodiments. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
- It will be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present. Other words used to describe the relationship between elements should be interpreted in a like fashion (e.g., “between” versus “directly between,” “adjacent” versus “directly adjacent,” etc.).
- The terminology used herein is for the purpose of describing particular example embodiments only and is not intended to be limiting of the present invention. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which example embodiments belong. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
-
FIG. 1 is a plane view illustrating a semiconductor package according to example embodiments.FIG. 2 is a cross-sectional view of the semiconductor package illustrated inFIG. 1 . Referring toFIGS. 1 and 2 , asubstrate 110 is provided. For example, thesubstrate 110 may include various types of substrates, e.g., a printed circuit board (PCB), a flexible substrate and/or a tape substrate. Thesubstrate 110 may includebonding fingers 104 on a top surface thereof and/orbump pads 102 on a bottom surface thereof. -
Conductive bumps 115 may be attached on thebump pads 102. For example, theconductive bumps 115 may include solder balls. The numbers and arrangements of thebonding fingers 104, thebump pads 102, and theconductive bumps 115 are illustrated and may be properly selected according to the type and capacity of the semiconductor package. - A
first memory chip 130 may be stacked on a first portion of thesubstrate 110. For example, thefirst memory chip 130 may be stacked on the first portion of thesubstrate 110 by interposing anadhesive member 125 between thefirst memory chip 130 and the first portion of thesubstrate 110. Acontroller chip 140 may be stacked on a second portion of thesubstrate 110, which is different from the first portion. For example, thecontroller chip 140 may be stacked on the second portion of thesubstrate 110 by interposing anadhesive member 133 between thecontroller chip 140 and the second portion of thesubstrate 110. Thefirst memory chip 130 and thecontroller chip 140 may be disposed adjacent to each other on different regions of thesubstrate 110. - The
first memory chip 130 may includefirst electrode pads 132 on a top surface thereof. Thefirst electrode pads 132 may be connected with an internal circuit of thefirst memory chip 130 through a wiring structure. Thecontroller chip 140 may includesecond electrode pads 142 on a top surface thereof. Thesecond electrode pads 142 may be connected with an internal circuit of thecontroller chip 140 through a writing structure. Thefirst electrode pads 132 and thesecond electrode pads 142 may be used as terminals for signal transmission of thefirst memory chip 130 and thecontroller chip 140. The numbers and arrangements of thefirst electrode pads 132 and thesecond electrode pads 142 are illustrated and may be properly selected according to the type and capacity of the semiconductor package. - At least one
first bonding wire 135 may connect thefirst memory chip 130 with thecontroller chip 140. For example, thefirst bonding wire 135 may directly connect thefirst electrode pads 132 with thesecond electrode pads 142 by using a wire bonding method. At least onesecond bonding wire 145 may connect thecontroller chip 140 with thesubstrate 110. For example, thesecond bonding wire 145 may directly connect thesecond electrode pads 142 with thebonding fingers 104 by using a wire bonding method. The numbers and arrangements of thefirst bonding wire 135 and thesecond bonding wire 145 are illustrated and may be properly selected according to the type and capacity of the semiconductor package. - According to the above-described structure, a signal of the
first memory chip 130 may be directly transmitted to thecontroller chip 140 through thefirst bonding wire 135 without passing through thesubstrate 110, thus reducing a signal transmission path in comparison to transmission of the signal of thefirst memory chip 130 to thecontroller chip 140 through thesubstrate 110. As a result, electrical resistance for signal transmission is reduced, thereby improving the performance of the semiconductor package. - A signal of the
controller chip 140 may be transmitted to thesubstrate 110 through thesecond bonding wire 145. Thesubstrate 110 may transmit and receive the signal transmitted from thecontroller chip 140 to and from an external product through theconductive bumps 115. A signal transmission path from thecontroller chip 140 to thesubstrate 110 is marked with an arrow inFIG. 2 . - A
molding member 150 may be formed on thesubstrate 110 such that themolding member 150 may cover thefirst memory chip 130, thecontroller chip 140, thefirst bonding wire 135, and thesecond bonding wire 145. For example, themolding member 150 may include an epoxy molding compound. - For example, the
first memory chip 130 may be a memory chip and thecontroller chip 140 may be a logic chip for controlling the memory chip. The memory chip may include various types of memories, e.g., a dynamic random access memory (DRAM), a static random access memory (SRAM), a flash memory, a phase change random access memory (PRAM), a resistive random access memory (ReRAM), ferroelectric random access memory (FeRAM), or a magnetoresistive random access memory (MRAM). Such a semiconductor package may be used as an embedded memory card. In example embodiments, thecontroller chip 140 may be a controller for controlling thefirst memory chip 130. Because the embedded memory card, unlike an external memory card, does not require a slot, the embedded memory card may be used in small-size mobile devices. The embedded memory card also has flexibility in terms of product design, thus being a user-friendly solution. In example embodiments, both thefirst memory chip 130 and thecontroller chip 140 may be memory chips. -
FIG. 3 is a plane view illustrating a semiconductor package according to example embodiments. The semiconductor package according to example embodiments as illustrated inFIG. 3 is a modification of the semiconductor package illustrated inFIG. 1 , and thus a repetitive description thereof will be omitted. - Referring to
FIG. 3 , acontroller chip 140 a may includeredistribution pads 144 in addition tosecond electrode pads 142 a. Redistribution lines 143 may connect thesecond electrode pads 142 a with theredistribution pads 144 to each other. The redistribution lines 143 may serve to move the positions of thesecond electrode pads 142 a to the positions of theredistribution pads 144. Thus, theredistribution pads 144 may be disposed adjacent to thebonding fingers 104 placed on thesubstrate 110. At least onesecond bonding wire 145 a may connect theredistribution pads 144 with thebonding fingers 104. By disposing theredistribution pads 144 adjacent to thebonding fingers 104, the arrangement of thesecond bonding wire 145 a may be simplified. -
FIG. 4 is a cross-sectional view illustrating a semiconductor package according to example embodiments. The semiconductor package according to example embodiments as illustrated inFIG. 4 may refer to the description of the semiconductor packages illustrated inFIGS. 1 and 2 , and thus a repetitive description thereof will be omitted. - Referring to
FIG. 4 , a plurality ofsecond memory chips first memory chip 130. For example, the second memorychipsecond memory chips first memory chip 130 such that they are stacked in offset directions from one another. Thefirst memory chip 130 and thesecond memory chips second memory chips third bonding wires third bonding wire 225 may connect thefirst memory chip 130 with thesecond memory chip 220. Thethird bonding wire 235 may connect thesecond memory chips third bonding wire 245 may connect thesecond memory chips first memory chip 130 and thesecond memory chips - According to this structure, signals of the
first memory chip 130 and thesecond memory chips substrate 110 through thecontroller chip 140 or a signal of thesubstrate 110 may be transmitted to thefirst memory chip 130 and thesecond memory chips controller chip 140. In example embodiments, thecontroller chip 140 may be substituted by thecontroller chip 140 a illustrated inFIG. 3 . -
FIG. 5 is a cross-sectional view illustrating a semiconductor package according to example embodiments. The semiconductor package according to example embodiments as illustrated inFIG. 5 may refer to the description of the semiconductor packages illustrated inFIGS. 1 and 2 , and thus a repetitive description thereof will be omitted. - Referring to
FIG. 5 , the plurality ofsecond memory chips first memory chip 130. For example, thesecond memory chips first memory chip 130 such that they are stacked in offset directions from one another. Thefirst memory chip 130 may be connected with thecontroller chip 140 through thefirst bonding wire 135 and thesecond memory chips controller chip 130 throughthird bonding wires first memory chip 130 and thesecond memory chips - Thus, signals of the
first memory chip 130 and thesecond memory chips substrate 110 through thecontroller chip 140 or a signal of thesubstrate 110 may be transmitted to thefirst memory chip 130 and thesecond memory chips controller chip 140. In example embodiments, thecontroller chip 140 may be substituted by thecontroller chip 140 a illustrated inFIG. 3 . -
FIG. 6 is a cross-sectional view illustrating a semiconductor package according to example embodiments. The semiconductor package according to example embodiments as illustrated inFIG. 6 may refer to the description of the semiconductor packages illustrated inFIGS. 1 and 2 , and thus a repetitive description thereof will be omitted. - Referring to
FIG. 6 , the plurality ofsecond memory chips first memory chip 130. Thefirst memory chip 130 may be connected with thecontroller chip 140 through thefirst bonding wire 135. Thesecond memory chips second memory chips third bonding wires second memory chip 220 may be connected with thecontroller chip 130 through athird bonding wire 225 b. For example, thesecond memory chips first memory chip 130 and thesecond memory chips - Thus, signals of the
first memory chips 130 and thesecond memory chips substrate 110 through thecontroller chip 140 or a signal of thesubstrate 110 may be transmitted to thefirst memory chips 130 and thesecond memory chips controller chip 140. In example embodiments, thecontroller chip 140 may be substituted by thecontroller chip 140 a illustrated inFIG. 3 . -
FIG. 7 is a cross-sectional view illustrating a semiconductor package according to example embodiments. The semiconductor package according to example embodiments as illustrated inFIG. 7 may refer to the description of the semiconductor packages illustrated inFIGS. 1 and 2 , and thus a repetitive description thereof will be omitted. - Referring to
FIG. 7 , the plurality ofsecond memory chips first memory chip 130 and athird memory chip 310 may be stacked on thesecond memory chip 230. For example, thefirst memory chip 130, thesecond memory chips third memory chip 310 may have an offset stacking structure. - The
first memory chip 130 may be connected with thecontroller chip 140 through thefirst bonding wire 135. Thesecond memory chips third bonding wire 235 c. Thesecond memory chip 220 may be connected with thecontroller chip 140 through asecond bonding wire 225 c. Thethird memory chip 310 may be directly connected with thesubstrate 110 through afourth bonding wire 315. For example, thefirst memory chip 130 and thesecond memory chips second memory chips third memory chip 310 may be of the same type or different type. - Thus, signals of the
first memory chip 130 and thesecond memory chips substrate 110 through thecontroller chip 140. On the other hand, a signal of thethird memory chip 310 may be directly transmitted to thesubstrate 110 or may be transmitted to thecontroller chip 140 through thesubstrate 110. In example embodiments, thecontroller chip 140 may be substituted by thecontroller chip 140 a illustrated inFIG. 3 . -
FIG. 8 is a cross-sectional view illustrating a semiconductor package according to example embodiments. The semiconductor package according to example embodiments as illustrated inFIG. 8 may refer to the description of the semiconductor packages illustrated inFIGS. 1 and 2 , and thus a repetitive description thereof will be omitted. - Referring to
FIG. 8 , the plurality ofsecond memory chips first memory chip 130 and athird memory chip 320 may be stacked below thefirst memory chip 130 and on thesubstrate 110. For example, thefirst memory chip 130, thesecond memory chips third memory chip 310 may have a unidirectional or bidirectional offset stacking structure. - The
first memory chip 130 may be connected with thecontroller chip 140 through thefirst bonding wire 135. Thefirst memory chip 130 and thesecond memory chips third bonding wires third memory chip 320 may be directly connected with thesubstrate 110 through afourth bonding wire 325. For example, thefirst memory chip 130 and thesecond memory chips second memory chips third memory chip 320 may be of the same type or different type. - Signals of the
first memory chip 130 and thesecond memory chips substrate 110 through thecontroller chip 140. On the other hand, a signal of thethird memory chip 320 may be directly transmitted to thesubstrate 110 or may be transmitted to thecontroller chip 140 through thesubstrate 110. In example embodiments, thecontroller chip 140 may be substituted by thecontroller chip 140 a illustrated inFIG. 3 . -
FIG. 9 is a plane view illustrating a semiconductor package according to example embodiments. The semiconductor package according to example embodiments as illustrated inFIG. 9 may refer to the description of the semiconductor packages illustrated inFIGS. 1 and 2 , and thus a repetitive description thereof will be omitted. - Referring to
FIG. 9 , thesubstrate 110 may includeconductive pins 160 instead of theconductive bumps 115 illustrated inFIG. 2 . Theconductive pins 160 may be at an edge of thesubstrate 110. The semiconductor package according to example embodiments may be inserted into a slot in the form of a card and thus may be used as an external memory card. -
FIG. 10 is a block diagram illustrating an electronic system according to example embodiments. Referring toFIG. 10 , anelectronic system 500 may include aprocessor unit 510, an input/output unit 530, and amemory unit 520, and theprocessor unit 510, the input/output unit 530, and thememory unit 520 may communicate data therebetween by using abus 540. Theprocessor unit 510 may serve to execute a program and control theelectronic system 500. The input/output unit 530 may be used to input and output data to and from theelectronic system 500. By using the input/output unit 530, theelectronic system 500 may be connected to an external device, e.g., a personal computer or a network, and communicate data with the external device. Thememory unit 520 may store codes and data for operations of theprocessor unit 510. For example, thememory unit 520 may include at least one of the semiconductor packages illustrated inFIGS. 1 through 9 . - For example, the
electronic system 500 may constitute various electronic control devices which require thememory unit 520, and may be used for mobile phones, MP3 players, navigations, solid state disks (SSDs), or household appliances. - The foregoing description of example embodiments has been provided for the purposes of illustration and description. Accordingly, the inventive concept is not limited to example embodiments and it will be obvious that various modifications and variations, such as implementation of combinations of example embodiments, may be made by those of ordinary skill in the art.
Claims (20)
1. A semiconductor package comprising:
a substrate;
a first memory chip stacked on a first portion of the substrate;
a controller chip stacked on a second portion of the substrate, the second portion being different from the first portion;
at least one first bonding wire directly connecting the first memory chip with the controller chip; and
at least one second bonding wire directly connecting the first memory chip with the substrate, the at least one second bonding wire being electrically connected with the at least one first bonding wire.
2. The semiconductor package of claim 1 , wherein the first memory chip includes at least one first electrode pad, the controller chip includes at least one second electrode pad, and the at least one first bonding wire directly connects the at least one first electrode pad with the at least one second electrode pad.
3. The semiconductor package of claim 2 , wherein the substrate includes at least one bonding finger, and the at least one second bonding wire directly connects the at least one bonding finger with the at least one second electrode pad.
4. The semiconductor package of claim 2 , wherein the controller chip further comprises at least one redistribution pad and at least one redistribution line configured to directly connect the at least one second electrode pad with the at least one redistribution pad, and
wherein the substrate includes at least one bonding finger and the at least one second bonding wire directly connects the at least one bonding finger with the at least one redistribution pad.
5. The semiconductor package of claim 1 , further comprising:
a plurality of second memory chips stacked on the first memory chip, the plurality of second memory chips configured to electrically connect with the first memory chip.
6. The semiconductor package of claim 5 , further comprising:
a plurality of third bonding wires directly connecting the plurality of second memory chips with the first memory chip.
7. The semiconductor package of claim 5 , wherein two of the plurality of second memory chips are adjacent to each other and are stacked in offset directions from one another and one of the plurality of second memory chips, which is located lowermost, is connected with the first memory chip.
8. The semiconductor package of claim 1 , further comprising:
a third memory chip stacked on or below the first memory chip on the substrate; and
at least one fourth bonding wire connecting the third memory chip with the substrate.
9. The semiconductor package of claim 1 , wherein the first memory chip is a memory chip and the controller chip is a logic chip configured to control the memory chip and has a plurality of redistribution lines thereon.
10. A semiconductor package comprising:
a substrate including a plurality of bonding fingers;
a first memory chip stacked on a first portion of the substrate, the first memory chip including a plurality of first electrode pads;
a controller chip stacked on a second portion of the substrate, the second portion being different from the first portion and including a plurality of second electrode pads;
a plurality of first bonding wires directly connecting the plurality of first electrode pads with the plurality of second electrode pads; and
a plurality of second bonding wires directly connecting the plurality of second electrode pads with the plurality of bonding fingers,
wherein a signal of the first memory chip is transmitted to the substrate through the plurality of first bonding wires and the plurality of second bonding wires.
11. The semiconductor package of claim 10 , wherein the length of an electrical path from the plurality of first electrode pads to the substrate corresponds to the sum of the lengths of the first bonding wire and the second bonding wire.
12. The semiconductor package of claim 10 , wherein the controller chip further comprises a plurality of redistribution pads and a plurality of redistribution lines configured to directly connect the plurality of second electrode pads with the plurality of redistribution pads, and
wherein the plurality of second bonding wires directly connects the plurality of bonding fingers with the plurality of redistribution pads.
13. The semiconductor package of claim 10 , further comprising:
a plurality of second memory chips stacked on the first memory chip, the plurality of second memory chips configured to electrically connect with the first memory chip.
14. The semiconductor package of claim 13 , further comprising:
a plurality of third bonding wires directly connecting the plurality of second memory chips with the first memory chip.
15. The semiconductor package of claim 13 , wherein two of the plurality of second memory chips are adjacent to each other and are stacked in offset directions from one another and one of the plurality of second memory chips, which is located lowermost, is connected with the first memory chip.
16. The semiconductor package of claim 10 , further comprising:
a third memory chip stacked on or below the first memory chip on the substrate; and
at least one fourth bonding wire directly connecting the third memory chip with the substrate.
17. An electronic system comprising:
an input/output unit communicating data with an external device;
a memory unit storing the data; and
a processor unit executing the data,
wherein the memory unit includes the semiconductor package of claim 1 .
18. The electronic system of claim 17 , wherein the processor unit, the input/output unit, and the memory unit communicate data therebetween via a bus.
19. An electronic system comprising:
an input/output unit communicating data with an external device;
a memory unit storing the data; and
a processor unit executing the data,
wherein the memory unit includes the semiconductor package of claim 10 .
20. The electronic system of claim 19 , wherein the processor unit, the input/output unit, and the memory unit communicate data therebetween via a bus.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/690,678 US8890330B2 (en) | 2009-03-31 | 2012-11-30 | Semiconductor packages and electronic systems including the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2009-0027757 | 2009-03-31 | ||
KR1020090027757A KR20100109243A (en) | 2009-03-31 | 2009-03-31 | Semiconductor package |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/690,678 Division US8890330B2 (en) | 2009-03-31 | 2012-11-30 | Semiconductor packages and electronic systems including the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100244227A1 true US20100244227A1 (en) | 2010-09-30 |
Family
ID=42783087
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/656,086 Abandoned US20100244227A1 (en) | 2009-03-31 | 2010-01-15 | Semiconductor packages and electronic systems including the same |
US13/690,678 Active US8890330B2 (en) | 2009-03-31 | 2012-11-30 | Semiconductor packages and electronic systems including the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/690,678 Active US8890330B2 (en) | 2009-03-31 | 2012-11-30 | Semiconductor packages and electronic systems including the same |
Country Status (2)
Country | Link |
---|---|
US (2) | US20100244227A1 (en) |
KR (1) | KR20100109243A (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120181706A1 (en) * | 2011-01-18 | 2012-07-19 | Jian-Hong Zeng | Power semiconductor package structure and manufacturing method thereof |
US20130005086A1 (en) * | 2010-01-08 | 2013-01-03 | Renesas Electronics Corporation | Method of manufactruing semiconductor device |
EP2557594A1 (en) * | 2011-08-10 | 2013-02-13 | Elpida Memory, Inc. | Semiconductor device reducing risks of a wire short-circuit and a wire flow |
US20140117430A1 (en) * | 2012-10-25 | 2014-05-01 | SK Hynix Inc. | Semiconductor package |
US20140252640A1 (en) * | 2013-03-05 | 2014-09-11 | Samsung Electronics Co., Ltd. | Semiconductor package having a multi-channel and a related electronic system |
US20150021761A1 (en) * | 2013-07-16 | 2015-01-22 | Samsung Electronics Co., Ltd. | Multi-chip package |
US20150108663A1 (en) * | 2013-10-22 | 2015-04-23 | Min gi HONG | Semiconductor package and method of fabricating the same |
US9379062B2 (en) | 2013-07-17 | 2016-06-28 | Samsung Electronics Co., Ltd. | Semiconductor package |
CN110047821A (en) * | 2018-01-15 | 2019-07-23 | 爱思开海力士有限公司 | Semiconductor packages including chip laminate object |
CN110112113A (en) * | 2018-02-01 | 2019-08-09 | 三星电子株式会社 | Semiconductor package part |
US20200126919A1 (en) * | 2018-10-18 | 2020-04-23 | SK Hynix Inc. | Semiconductor packages including a supporting block supporting an upper chip stack |
US10971479B2 (en) * | 2019-08-12 | 2021-04-06 | SK Hynix Inc. | Semiconductor package including stacked semiconductor chips |
CN113394200A (en) * | 2020-03-13 | 2021-09-14 | 铠侠股份有限公司 | Semiconductor device with a plurality of semiconductor chips |
US11450583B2 (en) * | 2018-09-28 | 2022-09-20 | Samsung Electronics Co., Ltd. | Semiconductor packages |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013071399A1 (en) * | 2011-11-14 | 2013-05-23 | Mosaid Technologies Incorporated | Package having stacked memory dies with serially connected buffer dies |
KR102505206B1 (en) * | 2015-12-15 | 2023-03-03 | 삼성전자주식회사 | Semiconductor package |
KR102420148B1 (en) * | 2016-03-22 | 2022-07-13 | 에스케이하이닉스 주식회사 | Semiconductor package |
KR102365682B1 (en) * | 2017-11-13 | 2022-02-21 | 삼성전자주식회사 | Semiconductor package |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010011766A1 (en) * | 1999-12-03 | 2001-08-09 | Hirotaka Nishizawa | IC card |
US20020052633A1 (en) * | 1997-07-30 | 2002-05-02 | Intermedics Inc. | Stackable microelectronic components with self-addressing scheme |
US6433421B2 (en) * | 2000-04-14 | 2002-08-13 | Hitachi, Ltd. | Semiconductor device |
US6900528B2 (en) * | 2001-06-21 | 2005-05-31 | Micron Technology, Inc. | Stacked mass storage flash memory package |
US20060170084A1 (en) * | 2000-01-31 | 2006-08-03 | Masachika Masuda | Semiconductor device and a method of manufacturing the same |
US20060205280A1 (en) * | 2005-03-11 | 2006-09-14 | Renesas Technology Corp. | Semiconductor device and a method for manufacturing the same |
US20060267173A1 (en) * | 2005-05-26 | 2006-11-30 | Sandisk Corporation | Integrated circuit package having stacked integrated circuits and method therefor |
US20070111384A1 (en) * | 2003-12-24 | 2007-05-17 | Nobuhiro Kinoshita | Method of manufacturing a semiconductor device |
US20070252263A1 (en) * | 2006-04-27 | 2007-11-01 | En-Min Jow | Memory package structure |
US20090004781A1 (en) * | 2007-06-28 | 2009-01-01 | Chien-Ko Liao | Method of fabricating a semiconductor die having a redistribution layer |
US7709946B2 (en) * | 2006-06-27 | 2010-05-04 | Hana Micron Co., Ltd. | Micro universal serial bus (USB) memory package |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7411293B2 (en) * | 2005-09-27 | 2008-08-12 | Kingston Technology Corporation | Flash memory card |
US7443011B2 (en) * | 2006-02-10 | 2008-10-28 | Marvell International Technology Ltd. | System and method for routing supply voltages or other signals between side-by-side die and a lead frame for system in a package (SIP) devices |
US7714450B2 (en) * | 2006-03-27 | 2010-05-11 | Marvell International Technology Ltd. | On-die bond wires system and method for enhancing routability of a redistribution layer |
US8735183B2 (en) * | 2007-04-12 | 2014-05-27 | Micron Technology, Inc. | System in package (SIP) with dual laminate interposers |
-
2009
- 2009-03-31 KR KR1020090027757A patent/KR20100109243A/en not_active Application Discontinuation
-
2010
- 2010-01-15 US US12/656,086 patent/US20100244227A1/en not_active Abandoned
-
2012
- 2012-11-30 US US13/690,678 patent/US8890330B2/en active Active
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020052633A1 (en) * | 1997-07-30 | 2002-05-02 | Intermedics Inc. | Stackable microelectronic components with self-addressing scheme |
US20010011766A1 (en) * | 1999-12-03 | 2001-08-09 | Hirotaka Nishizawa | IC card |
US20060170084A1 (en) * | 2000-01-31 | 2006-08-03 | Masachika Masuda | Semiconductor device and a method of manufacturing the same |
US6433421B2 (en) * | 2000-04-14 | 2002-08-13 | Hitachi, Ltd. | Semiconductor device |
US6900528B2 (en) * | 2001-06-21 | 2005-05-31 | Micron Technology, Inc. | Stacked mass storage flash memory package |
US20070111384A1 (en) * | 2003-12-24 | 2007-05-17 | Nobuhiro Kinoshita | Method of manufacturing a semiconductor device |
US20060205280A1 (en) * | 2005-03-11 | 2006-09-14 | Renesas Technology Corp. | Semiconductor device and a method for manufacturing the same |
US20060267173A1 (en) * | 2005-05-26 | 2006-11-30 | Sandisk Corporation | Integrated circuit package having stacked integrated circuits and method therefor |
US20070252263A1 (en) * | 2006-04-27 | 2007-11-01 | En-Min Jow | Memory package structure |
US7709946B2 (en) * | 2006-06-27 | 2010-05-04 | Hana Micron Co., Ltd. | Micro universal serial bus (USB) memory package |
US20090004781A1 (en) * | 2007-06-28 | 2009-01-01 | Chien-Ko Liao | Method of fabricating a semiconductor die having a redistribution layer |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8796074B2 (en) * | 2010-01-08 | 2014-08-05 | Renesas Electronics Corporation | Method of manufacturing semiconductor device |
US20130005086A1 (en) * | 2010-01-08 | 2013-01-03 | Renesas Electronics Corporation | Method of manufactruing semiconductor device |
US8426963B2 (en) * | 2011-01-18 | 2013-04-23 | Delta Electronics, Inc. | Power semiconductor package structure and manufacturing method thereof |
TWI411098B (en) * | 2011-01-18 | 2013-10-01 | Delta Electronics Inc | Power semiconductor package structure and manufacturing method thereof |
US20120181706A1 (en) * | 2011-01-18 | 2012-07-19 | Jian-Hong Zeng | Power semiconductor package structure and manufacturing method thereof |
EP2557594A1 (en) * | 2011-08-10 | 2013-02-13 | Elpida Memory, Inc. | Semiconductor device reducing risks of a wire short-circuit and a wire flow |
US9082686B2 (en) * | 2012-10-25 | 2015-07-14 | SK Hynix Inc. | Semiconductor package |
US20140117430A1 (en) * | 2012-10-25 | 2014-05-01 | SK Hynix Inc. | Semiconductor package |
US20140252640A1 (en) * | 2013-03-05 | 2014-09-11 | Samsung Electronics Co., Ltd. | Semiconductor package having a multi-channel and a related electronic system |
US20150021761A1 (en) * | 2013-07-16 | 2015-01-22 | Samsung Electronics Co., Ltd. | Multi-chip package |
US9379062B2 (en) | 2013-07-17 | 2016-06-28 | Samsung Electronics Co., Ltd. | Semiconductor package |
US20150108663A1 (en) * | 2013-10-22 | 2015-04-23 | Min gi HONG | Semiconductor package and method of fabricating the same |
US9437586B2 (en) * | 2013-10-22 | 2016-09-06 | Samsung Electronics Co., Ltd. | Semiconductor package and method of fabricating the same |
CN110047821A (en) * | 2018-01-15 | 2019-07-23 | 爱思开海力士有限公司 | Semiconductor packages including chip laminate object |
CN110112113A (en) * | 2018-02-01 | 2019-08-09 | 三星电子株式会社 | Semiconductor package part |
US11916042B2 (en) | 2018-02-01 | 2024-02-27 | Samsung Electronics Co., Ltd. | Semiconductor package having chip stack |
US11450583B2 (en) * | 2018-09-28 | 2022-09-20 | Samsung Electronics Co., Ltd. | Semiconductor packages |
US11764121B2 (en) | 2018-09-28 | 2023-09-19 | Samsung Electronics Co., Ltd. | Semiconductor packages |
US20200126919A1 (en) * | 2018-10-18 | 2020-04-23 | SK Hynix Inc. | Semiconductor packages including a supporting block supporting an upper chip stack |
US10804209B2 (en) * | 2018-10-18 | 2020-10-13 | SK Hynix Inc. | Semiconductor packages including a supporting block supporting an upper chip stack |
US10971479B2 (en) * | 2019-08-12 | 2021-04-06 | SK Hynix Inc. | Semiconductor package including stacked semiconductor chips |
CN113394200A (en) * | 2020-03-13 | 2021-09-14 | 铠侠股份有限公司 | Semiconductor device with a plurality of semiconductor chips |
Also Published As
Publication number | Publication date |
---|---|
US8890330B2 (en) | 2014-11-18 |
US20130087929A1 (en) | 2013-04-11 |
KR20100109243A (en) | 2010-10-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8890330B2 (en) | Semiconductor packages and electronic systems including the same | |
US9184156B2 (en) | Semiconductor packages and electronic systems including the same | |
US9589930B2 (en) | Semiconductor package including stepwise stacked chips | |
US8331121B2 (en) | Multi-chip packages providing reduced signal skew and related methods of operation | |
US9780049B2 (en) | Semiconductor package | |
US10115708B2 (en) | Semiconductor package having a redistribution line structure | |
US8698300B2 (en) | Chip-stacked semiconductor package | |
CN104576546B (en) | Semiconductor package and method of manufacturing the same | |
US9391048B2 (en) | Semiconductor package | |
KR101984831B1 (en) | Semiconductor package | |
US9559079B2 (en) | Semiconductor stack packages | |
US10128191B2 (en) | Package-on-package type package including integrated circuit devices and associated passive components on different levels | |
US20170117264A1 (en) | Stacked semiconductor package and method of fabricating the same | |
US9466593B2 (en) | Stack semiconductor package | |
US11205638B2 (en) | Stack packages including an interconnection structure | |
US10002851B2 (en) | Semiconductor packages including chip enablement pads | |
US20230058485A1 (en) | Semiconductor packages |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, KYUNG-MAN;KANG, IN-KU;LEE, JI-HYUN;SIGNING DATES FROM 20090910 TO 20091230;REEL/FRAME:023852/0781 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |