US20100244090A1 - TVS with low capacitance & Forward voltage drop with depleted SCR as steering diode - Google Patents
TVS with low capacitance & Forward voltage drop with depleted SCR as steering diode Download PDFInfo
- Publication number
- US20100244090A1 US20100244090A1 US12/384,185 US38418509A US2010244090A1 US 20100244090 A1 US20100244090 A1 US 20100244090A1 US 38418509 A US38418509 A US 38418509A US 2010244090 A1 US2010244090 A1 US 2010244090A1
- Authority
- US
- United States
- Prior art keywords
- tvs
- epitaxial layer
- conductivity type
- layer
- dopant
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000002019 doping agent Substances 0.000 claims abstract description 96
- 239000004065 semiconductor Substances 0.000 claims abstract description 31
- 239000000758 substrate Substances 0.000 claims abstract description 31
- 230000001052 transient effect Effects 0.000 claims abstract description 26
- 238000002955 isolation Methods 0.000 claims description 19
- 238000004519 manufacturing process Methods 0.000 claims description 17
- 238000000034 method Methods 0.000 claims description 15
- 238000009413 insulation Methods 0.000 claims description 8
- 230000015556 catabolic process Effects 0.000 claims description 6
- 230000008569 process Effects 0.000 claims description 2
- 230000000779 depleting effect Effects 0.000 claims 1
- 239000007943 implant Substances 0.000 description 7
- 230000010354 integration Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 230000001965 increasing effect Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000004075 alteration Effects 0.000 description 2
- 230000002708 enhancing effect Effects 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 239000012774 insulation material Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/866—Zener diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0259—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/0814—Diodes only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/0817—Thyristors only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
Definitions
- the invention relates generally to a circuit configuration and method of manufacture of a transient voltage suppressor (TVS). More particularly, this invention relates to an improved circuit configuration and method of manufacture with simplified configuration to integrate steering diode with the Zener diode further reduce the capacitance for a transient voltage suppressor (TVS).
- TVS transient voltage suppressor
- the transient voltage suppressors are commonly applied for protecting integrated circuits from damages due to the inadvertent occurrence of an over voltage imposed onto the integrated circuit.
- An integrated circuit is designed to operate over a normal range of voltages.
- ESD electrostatic discharge
- the TVS devices are required to serve the protection functions to circumvent the damages that are likely to occur to the integrated circuits when such over voltage conditions occur.
- TVS As increasing number of devices are implemented with the integrated circuits that are vulnerable to over voltage damages, demands for TVS protection are also increased. Exemplary applications of TVS can be found in the USB power and data line protection, Digital video interface, high speed Ethernet, notebook computers, monitors and flat panel displays.
- FIG. 1A-1 shows a conventional TVS circuit implemented with diode array commonly applied for electrostatic discharge (ESD) protection of high bandwidth data buses.
- the TVS array includes a main Zener diode operated with a pair of steering diodes, i.e., the high side steering diode and the low side steering diode.
- the high side steering diode connects to the voltage source Vcc and the low side steering diode connects to the ground terminal GND with an input/output port connected between the high side and low side steering diodes.
- the Zener diode has a large size to function as an avalanche diode from the high voltage terminal, i.e., terminal Vcc, to the ground voltage terminal, i.e., terminal Gnd.
- the high side diodes provide a forward bias and are clamped by the large Vcc-Gnd diodes, e.g., the Zener diode.
- the high side and low side steering diodes are designed with a small size to reduce the I/O capacitance and thereby reducing the insertion loss in high-speed lines such as fast Ethernet applications.
- FIGS. 1A-2 and 1 A- 3 are two diagrams to show the integration of the steering diodes with the Zener diode.
- the high side and low side terminals are not visible from the outside.
- FIG. 1A-2 shows the integration of the high side steering diodes and low side steering diodes with a uni-directional Zener diode.
- the diode unit looks like a Zener diode with very low capacitance, but internally high-side and low-side diodes are integrated with a Zener diode.
- the internal circuit is the same as the circuit in FIG. 1A-1 .
- FIG. 1A-3 shows the integration of the high side steering diodes and low side steering diodes with a bi-directional Zener diode circuit.
- the protection circuit implemented with such integration must be carried out without increasing the layout areas. Furthermore, they must have careful design optimization to obtain the best tradeoff between the capacitance and the forward biased voltage of the steering diodes in order to achieve a good overall voltage clamping.
- FIG. 1B-1 shows a standard circuit diagram for a conventional TVS circuit
- FIG. 1B-2 is a cross sectional view for showing the actual implementation of the TVS circuit applying the CMOS processing technologies to provide the TVS circuit as integrated circuit (IC) chips.
- the device is manufactured using the CMOS processing technologies to produce diodes and NPN and PNP transistors in the semiconductor substrate with the diodes and the transistors extended along a lateral direction.
- the TVS circuits produced by implementing the device layout and configurations thus occupy greater areas on a substrate. It is therefore difficult to miniaturize the electronic device protected by TVS circuits as shown in FIG. 1B-1 and FIG. 1B-2 .
- FIG. 1C shows a TVS circuit implemented with a main Zener diode formed in a P Body/N-Epi junction.
- the TVS circuit as shown in FIG. 1C has significant improvement by reducing the areas occupied by the device because the main Zener diode and high side diodes are now formed with a vertical configuration.
- This circuit uses two I/O terminals and two corresponding sets of high side and low side diodes.
- the high side steering diodes is further insulated from the main Zener diode with isolation trenches thus preventing inadvertent turning on of the parasitic thyristor along the lateral direction.
- FIG. 1D shows a TVS circuit with a pair of steering diodes integrated with a main Zener diode wherein the high-side diode, the low-side diode and the main Zener diode are all manufactured as vertical diodes in a semiconductor substrate.
- the high-side diode overlaps with the main Zener diode such that the TVS now occupies significantly less area to allow for further miniaturization of the electronic devices protected by the improved TVS configuration disclosed in FIG. 1D .
- the VCC metal may be left out altogether.
- This device employs source sinker regions to define the area of the high side diode.
- the device as shown in FIG. 1D may experience difficulties in controlling the uniformity of dopant profiles across the entire wafer to maintain consistent and accurately controllable device performance characteristics among multiple TVS chips produced from a single batch applying same manufacturing processes. Additionally, in order to further improve the device performance, there are still demands to further reduce the capacitances of the steering diodes.
- the steering diodes are integrated with a main Zener diode wherein the high-side diode, the low-side diode and the main Zener diode are all manufactured as vertical diodes in a semiconductor substrate with simplified layer structures.
- the high-side diode overlaps with the main Zener diode such that the TVS device occupies significantly less area.
- the device configuration is improved by forming multiple PN junctions with a laterally extended N ⁇ buried layer in a P epitaxial layer below a N ⁇ top dopant layer and a P+ contact region to constitute a bottom Zener diode and simultaneously function as a semiconductor controlled rectifier (SCR) acting as a high side steering diode.
- the device further significantly reduces the capacitance because of the series connection of the equivalent capacitances formed by the PN junctions of the SCR.
- the N ⁇ top dopant layer has low doping, which further decreases the capacitance.
- the N ⁇ top dopant layer portion of the SCR is floating and completely depleted at a zero bias so that the SCR functions like a normal diode with low capacitance. Therefore, the above discussed technical difficulties and challenges are resolved.
- this invention discloses a transient-voltage suppressing (TVS) device disposed on a semiconductor substrate of a first conductivity type.
- the TVS includes a buried dopant region of a second conductivity type disposed and encompassed in a epitaxial layer of the first conductivity type wherein the buried dopant region extending laterally beyond the region of the high side steering diode and having an extended bottom junction area interfacing with the epitaxial layer thus constituting a Zener diode for the TVS device.
- the TVS device further includes a region above the buried dopant region further comprises a top dopant layer of a second conductivity type and a contact region of a first conductivity type at the top surface in combination with the epitaxial layer and the buried dopant region to form a plurality of interfacing PN junctions constituting a SCR.
- the SCR may act as a first steering diode to function with the Zener diode and a second steering diode for suppressing a transient voltage.
- the second steering diode may be formed laterally away from the first steering diode and the Zener diode.
- the second steering diode is formed as a PN junction between a contact region of a second conductivity type and the epitaxial layer of the first conductivity type.
- the top dopant layer may encompass the contact region of the second conductivity type of the second steering diode so that the PN junction of the second steering diode is formed between the top dopant layer and the epitaxial layer instead of between the contact region and the epitaxial layer, and the lower doping of the top dopant layer resulting in a lower capacitance for the second steering diode.
- Insulation trenches may be formed to isolate and define the areas of the steering diodes.
- the multiple PN ⁇ junctions in the region above the buried dopant region further stacking vertically with the buried dopant region as a plurality of capacitances connected in series to configure the SCR with a reduced junction capacitance.
- the SCR further comprises a dopant profile to have a configuration of a depleted SCR structure wherein the top dopant layer of the second conductivity type layer of the SCR is completely depleted at zero bias by the top contact layer and the epitaxial layer portion of the SCR.
- This is achieved by designing the doping concentrations and widths of the top dopant layer and of the other portions of the SCR, and is useful in eliminating undesired characteristics of typical SCRs such as unwanted latch up triggering and snap-back characteristics in the SCR I-V characteristics.
- the depleted SCR instead acts like a normal diode with very low capacitance.
- the contact region of the first conductivity type is highly doped
- the top dopant layer of second conductivity type is lowly doped
- the epitaxial layer of first conductivity type is lowly doped
- the buried dopant region of the second conductivity type is highly doped to form a vertical P+/N ⁇ /P ⁇ /N+ (or N+/P ⁇ /N ⁇ /P+) SCR structure.
- This invention further discloses a method for manufacturing a transient voltage suppressing (TVS) device.
- the method includes steps of a) growing a epitaxial layer having a first conductivity type on a semiconductor substrate of the first conductivity type and implanting a buried dopant region having a second conductivity type with a lateral extension in the epitaxial layer—the buried dopant region may be implanted after growing half of the epitaxial layer of the first conductivity type; b) forming a top dopant layer having second conductivity type at the top of the epitaxial layer c) forming contact regions at the top surface of the top dopant layer for forming a silicon controlled rectifier (SCR) combined with a steering diode structure with a vertically stacked PN junctions having equivalent capacitances connected in series having a reduced capacitance.
- SCR silicon controlled rectifier
- the method may further include a step of opening a plurality of opening trenches through the epitaxial layer into the buried dopant region to form isolated trenches with the buried dopant region extended laterally beyond and below the isolation section.
- the method may also include forming insulation layer over the top dopant layer and opening an input/output (I/O) contact openings in the insulation layer to expose a top surface of the top dopant layer.
- the top dopant layer may be implanted at the top of the epitaxial layer of first conductivity type or epitaxially grown over the epitaxial layer of first conductivity type.
- the top dopant layer may be blanket implanted into the top of the epitaxial layer of first conductivity type.
- FIG. 1A-1 shows the circuit of a conventional TVS circuit implemented with diode array commonly applied for electrostatic discharge (ESD) protection.
- ESD electrostatic discharge
- FIGS. 1A-2 and 1 A- 3 are two diagrams to show the integration of the steering diodes with the Zener diode to achieve low capacitance in unidirectional and bi-directional blocking TVS diodes respectively.
- FIG. 1B-1 shows a standard circuit diagram for a conventional TVS circuit
- FIGS. 1B-2 is a cross sectional view for showing the actual implementation of the TVS circuit applying the CMOS processing technologies to provide the TVS circuit as integrated circuit (IC) chips.
- IC integrated circuit
- FIG. 1C shows a TVS circuit implemented with some of the diodes formed as vertical diodes to reduce the size of the TVS circuit.
- FIG. 1D is a cross sectional view of the integrated Zener diode with the high side and low side steering diodes illustrated with equivalent circuits of TVS devices implemented with N+ buried layer and isolation trenches to form vertical TVS diode arrays to reduce the areas occupied by the diode array.
- FIG. 2A is a cross sectional view of the integrated Zener diode with the depleted SCR high side structure and the low side steering diode of this invention formed using a buried N+ layer in a P type epitaxial region, with the addition of P and N type regions implanted from the top surface.
- the SCR is formed by a P+/N ⁇ /P ⁇ /P+ doping profile, to achieve a lower junction capacitance.
- FIG. 2A-1 shows the equivalent circuit of this device structure.
- FIG. 2B is a close up view taken from the top of FIG. 2A showing the equivalent capacitances of the circuit.
- FIG. 2C is the same cross sectional view as shown in FIG. 2A , but with the conductivity types reversed.
- FIGS. 3A to 3G are cross sectional views for illustrating the forming of the NBL and the trigger implant layer.
- FIG. 2A for a side cross sectional view illustrated with equivalent circuit of a transient voltage suppressor (TVS) 100 of this invention.
- the TVS device as shown is formed with a depleted SCR high side structure using a buried N+ layer in a P type epitaxial region, with the addition of P and N type regions implanted from the top surface.
- the low side diode is formed by a P+/N ⁇ /P ⁇ /N+ (or N+/N ⁇ /P ⁇ /P+) doping profile, to achieve a lower junction capacitance.
- the TVS 100 is formed on a heavily doped P+ semiconductor substrate 105 which supports a lightly doped P ⁇ epitaxial layer 110 .
- the TVS 100 includes a P+ contact region 150 formed near a top surface of the semiconductor substrate, above the N buried region 120 , to enhance the electrical contact with the I/O pad 170 - 1 .
- the TVS 100 further includes an N+ buried region 120 formed in the P ⁇ epitaxial layer 110 .
- a semiconductor controlled rectifier (SCR) 130 - 1 is formed between the P+ contact region 150 and the N+ buried layer 120 , and acts as the first steering diode, which in this case is the high side steering diode.
- the SCR 130 - 1 is formed vertically from P+ contact region 150 to N ⁇ top dopant layer 115 to P ⁇ epi region 110 to N+ buried layer 120 .
- the N+ buried region 120 is formed with an extended length beyond isolation trenches 139 to function with the P ⁇ epitaxial layer 110 below it as the main Zener diode 130 - 3 for the TVS device.
- This structure uses deep isolation trenches to define the boundary of the high side diode. This reduces the side wall P-N junction capacitance resulting from the use of N+ sinkers.
- the isolation trenches also help avoid parasitic transistor action.
- the isolation trenches are filled with a dielectric such as oxide, which has a lower dielectric constant compared to silicon in order to further reduce any sidewall coupling capacitance.
- the isolation trenches 139 may comprise a polysilicon center enclosed by oxide.
- the oxide filled trenches 139 may be placed surrounding the first steering diode 130 - 1 in the areas where the first I/O pad 170 - 1 is located to help reduce the I/O pad to substrate ground capacitance.
- a Zener diode 130 - 3 overlapping zone is optionally formed with a deep voltage breakdown (VBD) trigger implant layer 121 implanted with P+ dopant ions disposed between the epitaxial layer 110 and the N+ buried layer 120 disposed below a top N-layer 115 to control the voltage breakdown.
- VBD deep voltage breakdown
- An N+ doped contact region 140 is formed on top of a second steering diode 130 - 2 (which in this configuration is the low side steering diode) formed between the P ⁇ epitaxial layer 110 and the N ⁇ top dopant layer 115 .
- the N+ contact region 140 is formed to enhance the electrical contact with another I/O pad 170 - 2 .
- the second steering diode is connected to the Zener diode through the heavily doped semiconductor substrate 105 .
- the low side steering diode 130 - 2 is isolated from the high side steering diode 130 - 1 in the semiconductor regions by lateral distance and isolation trenches 139 to prevent a latch up in the semiconductor regions between different I/O terminals.
- the I/O terminals 170 - 1 and 170 - 2 may be connected in a third dimension (not shown).
- An oxide insulation layer 145 covering the top surface has openings to allow the I/O pads 170 - 1 and 170 - 2 to make contact to contact regions 150 and 140 , respectively, and to allow a Vcc pad (not specifically shown and optional) through a sinker region or other means (not shown) to contact the N buried layer 120 high-side diode and Zener diode overlapping zone.
- FIG. 2A-1 shows an equivalent circuit of the TVS device 100 of FIG. 2A .
- the TVS device 100 looks and acts like a single Zener diode 130 - 4 having low capacitance, but internally it comprises a main Zener diode 130 - 3 working in conjunction with a high side steering diode 130 - 1 and a low side steering diode 130 - 2 .
- the TVS device as shown in FIG. 2A is configured as a depleted SCR device by the PNPN junctions between the P+ region 150 , the N ⁇ top layer 115 , the P ⁇ epitaxial layer 110 and the N+ buried layer 120 .
- the N layer 115 and P regions 150 , 110 in the SCR 130 - 1 are configured with dopant profiles such that the N dopant layer 115 within the SCR is completely depleted at zero bias by the adjacent P regions 150 and 110 , so that the depleted SCR 130 - 1 acts like a normal diode.
- the middle P and N regions 110 and 115 of the SCR 130 - 1 are isolated by the isolation trenches 139 , so there is no danger of unwanted triggering or latch-up of the SCR 130 - 1 .
- the SCR may be configured so that the P ⁇ epi 110 portion of the SCR is also depleted.
- the TVS device as shown has the benefit of significantly reduced capacitance because of the extra junctions formed between these PN interfacial layers, as shown in FIG. 2B .
- the high side diode only comprised a single PN junction. The capacitance from this single junction could be undesirably high, and at risk to process variations.
- the SCR 130 - 1 has three PN junctions, with three corresponding capacitances 135 - 1 , 135 - 2 and 135 - 3 in series, resulting in a low equivalent capacitance. Also, the doping concentrations of the regions 115 and 110 comprising the PN junctions of the capacitances 135 - 2 and half of the PN junction of capacitance 135 - 1 are very low, which also results in a low capacitance.
- the forward conduction is similar to the conduction of a single diode since the three PN junctions are washed out by a high level of minority carrier injection.
- the forward voltage drop is lower than a TVS device implemented with two high side steering diodes connected in series (which is a conventional method of reducing the capacitance of a diode), and in addition the TVS of this invention requires less area than the two-series steering diodes.
- the TVS device of this invention has the additional benefit in lowering the capacitance of the second (low side) steering diode 130 - 2 . Without N ⁇ top dopant layer 115 , the PN junction of the low side steering diode 130 - 2 would be between the N+ contact region 140 and the P ⁇ epi 110 resulting in a relatively high capacitance.
- the TVS device as shown can also be conveniently integrated and manufactured by applying standard manufacturing processes. As shown in the manufacturing processes below, compared with the conventional TVS devices, there are no extra masks required.
- the P ⁇ epi layer 110 may further comprise a bottom P ⁇ epi layer and a top P ⁇ epi layer, as will be shown in the method.
- the TVS device of this invention can also be formed using opposite conductivity types compared to those shown in FIG. 2A .
- a TVS device 100 ′ is shown where the conductivity types of each region are reversed.
- the substrate 105 is now N+ rather than P+ and the buried layer 120 is now P+ rather than N+.
- the polarities of the steering diodes 130 - 1 ′ and 130 - 2 ′, and Zener diode 130 - 3 ′ are also reversed.
- the first steering diode 130 - 1 ′ is still a depleted SCR, and serves as the high side steering diode, and is formed vertically up from P+ buried layer 120 to N ⁇ epi 110 , to P ⁇ top dopant layer 115 to N+ contact region 150 .
- the second steering diode 130 - 2 ′ acts as the low side diode.
- the main Zener diode 130 - 3 ′ is in the same relative position but has a reversed polarity, being formed from the P+ buried layer 120 to the N ⁇ epi layer 110 below.
- the bottom electrode 170 - 3 now functions as the Vcc terminal while a top electrode (not specifically shown) is electrically connected to the P+ buried layer 120 to function as the ground terminal.
- FIGS. 3A to 3G are a series of cross sectional views for illustrating the processing steps to manufacture the low capacitance TVS with depleted SCR as shown in FIG. 2 of this invention.
- FIG. 3A shows a heavily doped P+ substrate 105 with a lightly doped bottom P ⁇ epi layer 110 - 1 grown over it.
- a masked implant (mask not shown) is performed to form the N+ implant region 120 and P+ trigger implants 121 .
- the top P ⁇ epi layer 110 - 2 is grown over the bottom P ⁇ epi layer 110 - 1 , and collectively form the P ⁇ epitaxial layer 110 .
- FIG. 3A shows a heavily doped P+ substrate 105 with a lightly doped bottom P ⁇ epi layer 110 - 1 grown over it.
- a masked implant mask not shown
- the top P ⁇ epi layer 110 - 2 is grown over the bottom P ⁇ epi layer 110 - 1 , and collectively form the P ⁇ epitaxial layer 110 .
- a blanket implant is performed to form N-layer 115 at the top of the top P ⁇ epitaxial layer 110 - 2 .
- a trench mask (not shown) is applied to open the isolation trenches 139 followed by filling the trenches with insulation material (which may include a polysilicon center).
- implant masks (not shown) are applied to form the N+ contact regions 140 and P+ contact regions 150 near the top surface of the N ⁇ top dopant layer 115 to function as the low side and high side diodes.
- the top dopant layer 115 may be formed either by implantation, or by epitaxial growth.
- top dopant layer 115 is formed by blanket implantation or epitaxial growth, this TVS device requires no extra masks compared to a similar TVS device not employing a depleted SCR.
- the configuration (e.g., doping profile, region widths) of the SCR may be selected so that the SCR is depleted at a zero bias.
- the manufacturing processes proceed with the formation of the top insulation layer 145 and the Input/Output pads 170 - 1 and 170 - 2 .
- a bottom electrode 170 - 3 may be formed under the P+ substrate 105 as the GND pad to complete the manufacturing processes of the TVS device.
- this invention discloses a transient voltage suppressing (TVS) device disposed on a semiconductor substrate of a first conductivity type.
- the TVS device comprises an epitaxial layer of the first conductivity type disposed on top of the semiconductor substrate and a top dopant layer of a second conductivity type disposed at the top of the first epitaxial layer.
- the TVS device further comprises a buried dopant region of the second conductivity type disposed and encompassed in the epitaxial layer wherein the buried dopant region extends laterally and having an extended bottom junction area interfacing with the underlying regions of the epitaxial layer thus constituting a Zener diode for the TVS device.
- the TVS device further comprises a contact region of the first conductivity type disposed at the top surface of the top dopant layer for constituting a semiconductor controlled rectifier (SCR) acting as a high-side steering diode structure with the multi-junction configuration having a reduced capacitance.
- SCR semiconductor controlled rectifier
- the reduced capacitance is because of the SCR having three PN junctions stacked as multiple capacitances connected in series, rather than a single capacitance from a single PN junction.
- the SCR is configured so that its top dopant layer portions are depleted at zero bias, so that the SCR behaves like a normal diode with low capacitance.
- the TVS device further includes isolation trenches for isolating a section of the semiconductor substrate for disposing the SCR combined with the high side steer diode structure.
- the top contact region of the first conductivity type disposed in the top dopant layer is disposed at a top surface of the semiconductor substrate for enhancing an electric contact to an input/output (I/O) pad contacting the top surface above the top contact region.
- the TVS device further includes a second top contact region of the second conductivity type disposed in the top dopant layer laterally away from the high side diode constituting a low-side steering diode for side TVS device with capacitors configured as connection in series by stacking the second top contact region and the top dopant layer and the epitaxial layers.
- the second top contact region of the second conductivity type disposed in the second epitaxial layer is disposed at a top surface of the semiconductor device for enhancing an electric contact to a second input/output (I/O) pad contacting the top surface above the second top contact region.
- the TVS device further includes high-side low-side isolation trenches disposed between the SCR acting as the high side steering diode structure and the low side steering diode.
- the first conductivity type is a P-type.
- the first conductivity type is N-type.
- the TVS device further includes a voltage breakdown (VBD) trigger zone formed with a high dopant concentration of first conductivity type in a Zener diode overlapping zone disposed in the first epitaxial layer below the buried dopant region to control a voltage breakdown.
- VBD voltage breakdown
- the TVS device further comprises an insulation covering a top surface of the semiconductor having openings above the top contact regions for forming the I/O pads in contact with the top contact regions.
- the TVS device further comprises an insulation covering a top surface of the semiconductor having an opening above the top dopant layer to form a metal layer in electric connection to a high voltage Vcc for connecting the SCR acting as the high side steering diode structure and the Zener diode to high voltage Vcc.
- the first conductivity type is a P-type; and a bottom surface of the substrate constituting a N+ substrate is connected to a ground voltage Gnd.
- the first conductivity type is a N-type conductivity type; and a bottom surface of the substrate constituting a N-type substrate is connected to a high voltage Vcc.
- the buried dopant region encompassed in the epitaxial layer further extending laterally beyond the isolation trenches having an extended bottom junction area to form the Zener diode with an extended PN-junction area.
- the SCR further comprises a dopant profile to have a configuration of a depleted SCR structure wherein the second conductivity type layer of the SCR is completely depleted by the top contact layer, and the third layer formed as an epitaxial layer of opposite conductivity type.
- the contact region of the first conductivity type is highly doped
- the top dopant layer of second conductivity type is lowly doped
- the epitaxial layer of first conductivity type is lowly doped
- the buried dopant region of the second conductivity type is highly doped to form a vertical P+/N ⁇ /P ⁇ /N+ (or N+/P ⁇ /N ⁇ /P+) SCR structure.
Abstract
A transient-voltage suppressing (TVS) device disposed on a semiconductor substrate of a first conductivity type. The TVS includes a buried dopant region of a second conductivity type disposed and encompassed in an epitaxial layer of the first conductivity type wherein the buried dopant region extends laterally and has an extended bottom junction area interfacing with the underlying portion of the epitaxial layer thus constituting a Zener diode for the TVS device. The TVS device further includes a region above the buried dopant region further comprising a top dopant layer of a second conductivity type and a top contact region of a second conductivity type which act in combination with the epitaxial layer and the buried dopant region to form a plurality of interfacing PN junctions constituting a SCR acting as a steering diode to function with the Zener diode for suppressing a transient voltage.
Description
- 1. Field of the Invention
- The invention relates generally to a circuit configuration and method of manufacture of a transient voltage suppressor (TVS). More particularly, this invention relates to an improved circuit configuration and method of manufacture with simplified configuration to integrate steering diode with the Zener diode further reduce the capacitance for a transient voltage suppressor (TVS).
- 2. Description of the Relevant Art
- The device configurations and method of manufacturing the transient voltage suppression (TVS) device are still confronted with the technical challenges to further reduce the capacitance while maintaining a simplified and low cost manufacturing process and shrinking the area occupied by the TVS chips. Specifically, the transient voltage suppressors (TVS) are commonly applied for protecting integrated circuits from damages due to the inadvertent occurrence of an over voltage imposed onto the integrated circuit. An integrated circuit is designed to operate over a normal range of voltages. However, in situations such as electrostatic discharge (ESD), electrical fast transients and lightning, an unexpected and an uncontrollable high voltage may accidentally strike onto the circuit. The TVS devices are required to serve the protection functions to circumvent the damages that are likely to occur to the integrated circuits when such over voltage conditions occur. As increasing number of devices are implemented with the integrated circuits that are vulnerable to over voltage damages, demands for TVS protection are also increased. Exemplary applications of TVS can be found in the USB power and data line protection, Digital video interface, high speed Ethernet, Notebook computers, monitors and flat panel displays.
-
FIG. 1A-1 shows a conventional TVS circuit implemented with diode array commonly applied for electrostatic discharge (ESD) protection of high bandwidth data buses. The TVS array includes a main Zener diode operated with a pair of steering diodes, i.e., the high side steering diode and the low side steering diode. The high side steering diode connects to the voltage source Vcc and the low side steering diode connects to the ground terminal GND with an input/output port connected between the high side and low side steering diodes. The Zener diode has a large size to function as an avalanche diode from the high voltage terminal, i.e., terminal Vcc, to the ground voltage terminal, i.e., terminal Gnd. At a time when a positive voltage strikes on one of the I/O (input/output) terminal, the high side diodes provide a forward bias and are clamped by the large Vcc-Gnd diodes, e.g., the Zener diode. The high side and low side steering diodes are designed with a small size to reduce the I/O capacitance and thereby reducing the insertion loss in high-speed lines such as fast Ethernet applications. - As an industry trend, the steering diodes are integrated with the Zener diodes.
FIGS. 1A-2 and 1A-3 are two diagrams to show the integration of the steering diodes with the Zener diode. The high side and low side terminals are not visible from the outside.FIG. 1A-2 shows the integration of the high side steering diodes and low side steering diodes with a uni-directional Zener diode. To the outside, the diode unit looks like a Zener diode with very low capacitance, but internally high-side and low-side diodes are integrated with a Zener diode. The internal circuit is the same as the circuit inFIG. 1A-1 . The I/O terminal is the cathode, and the GND terminal is the anode, and the VCC terminal may be internalized so that it is not noticed from the outside.FIG. 1A-3 shows the integration of the high side steering diodes and low side steering diodes with a bi-directional Zener diode circuit. However, for modern application to the electronic devices, the protection circuit implemented with such integration must be carried out without increasing the layout areas. Furthermore, they must have careful design optimization to obtain the best tradeoff between the capacitance and the forward biased voltage of the steering diodes in order to achieve a good overall voltage clamping. -
FIG. 1B-1 shows a standard circuit diagram for a conventional TVS circuit andFIG. 1B-2 is a cross sectional view for showing the actual implementation of the TVS circuit applying the CMOS processing technologies to provide the TVS circuit as integrated circuit (IC) chips. As shown inFIG. 1B-2 , the device is manufactured using the CMOS processing technologies to produce diodes and NPN and PNP transistors in the semiconductor substrate with the diodes and the transistors extended along a lateral direction. The TVS circuits produced by implementing the device layout and configurations thus occupy greater areas on a substrate. It is therefore difficult to miniaturize the electronic device protected by TVS circuits as shown inFIG. 1B-1 andFIG. 1B-2 . - The inventor of this patent application disclosed a TVS circuit in a pending patent application U.S. Ser. No. 11/606,602 with new and improved device configuration shown in
FIG. 1C .FIG. 1C shows a TVS circuit implemented with a main Zener diode formed in a P Body/N-Epi junction. The TVS circuit as shown inFIG. 1C has significant improvement by reducing the areas occupied by the device because the main Zener diode and high side diodes are now formed with a vertical configuration. This circuit uses two I/O terminals and two corresponding sets of high side and low side diodes. The high side steering diodes is further insulated from the main Zener diode with isolation trenches thus preventing inadvertent turning on of the parasitic thyristor along the lateral direction. - The inventor of this patent application disclosed another TVS circuit in another pending patent application U.S. Ser. No. 12/286,817 with new and improved device configuration shown in
FIG. 1D .FIG. 1D shows a TVS circuit with a pair of steering diodes integrated with a main Zener diode wherein the high-side diode, the low-side diode and the main Zener diode are all manufactured as vertical diodes in a semiconductor substrate. The high-side diode overlaps with the main Zener diode such that the TVS now occupies significantly less area to allow for further miniaturization of the electronic devices protected by the improved TVS configuration disclosed inFIG. 1D . Optionally, the VCC metal may be left out altogether. This device employs source sinker regions to define the area of the high side diode. However, the device as shown inFIG. 1D may experience difficulties in controlling the uniformity of dopant profiles across the entire wafer to maintain consistent and accurately controllable device performance characteristics among multiple TVS chips produced from a single batch applying same manufacturing processes. Additionally, in order to further improve the device performance, there are still demands to further reduce the capacitances of the steering diodes. - Therefore, a need still exists to simplify the device configuration such that the TVS devices can be manufactured with more controllable and uniform doping profiles and device characteristics. Also, there are additional requirements to further reduce the capacitance of the steering diodes. In order to achieve these purposes, there are demands to provide new and improved device configurations with new structural layout and manufacturing method to achieve these goals.
- It is therefore an aspect of the present invention to provide an improved TVS structural configurations implemented with high-side diode, low-side diode functioning as a pair of steering diodes. The steering diodes are integrated with a main Zener diode wherein the high-side diode, the low-side diode and the main Zener diode are all manufactured as vertical diodes in a semiconductor substrate with simplified layer structures. The high-side diode overlaps with the main Zener diode such that the TVS device occupies significantly less area. Meanwhile, the device configuration is improved by forming multiple PN junctions with a laterally extended N− buried layer in a P epitaxial layer below a N− top dopant layer and a P+ contact region to constitute a bottom Zener diode and simultaneously function as a semiconductor controlled rectifier (SCR) acting as a high side steering diode. The device further significantly reduces the capacitance because of the series connection of the equivalent capacitances formed by the PN junctions of the SCR. In a preferred embodiment, the N− top dopant layer has low doping, which further decreases the capacitance. Preferably, the N− top dopant layer portion of the SCR is floating and completely depleted at a zero bias so that the SCR functions like a normal diode with low capacitance. Therefore, the above discussed technical difficulties and challenges are resolved.
- Briefly in a preferred embodiment this invention discloses a transient-voltage suppressing (TVS) device disposed on a semiconductor substrate of a first conductivity type. The TVS includes a buried dopant region of a second conductivity type disposed and encompassed in a epitaxial layer of the first conductivity type wherein the buried dopant region extending laterally beyond the region of the high side steering diode and having an extended bottom junction area interfacing with the epitaxial layer thus constituting a Zener diode for the TVS device. The TVS device further includes a region above the buried dopant region further comprises a top dopant layer of a second conductivity type and a contact region of a first conductivity type at the top surface in combination with the epitaxial layer and the buried dopant region to form a plurality of interfacing PN junctions constituting a SCR. The SCR may act as a first steering diode to function with the Zener diode and a second steering diode for suppressing a transient voltage. The second steering diode may be formed laterally away from the first steering diode and the Zener diode. The second steering diode is formed as a PN junction between a contact region of a second conductivity type and the epitaxial layer of the first conductivity type. In a preferred embodiment, the top dopant layer may encompass the contact region of the second conductivity type of the second steering diode so that the PN junction of the second steering diode is formed between the top dopant layer and the epitaxial layer instead of between the contact region and the epitaxial layer, and the lower doping of the top dopant layer resulting in a lower capacitance for the second steering diode. Insulation trenches may be formed to isolate and define the areas of the steering diodes. In an exemplary embodiment, the multiple PN− junctions in the region above the buried dopant region further stacking vertically with the buried dopant region as a plurality of capacitances connected in series to configure the SCR with a reduced junction capacitance. In another exemplary embodiment, the SCR further comprises a dopant profile to have a configuration of a depleted SCR structure wherein the top dopant layer of the second conductivity type layer of the SCR is completely depleted at zero bias by the top contact layer and the epitaxial layer portion of the SCR. This is achieved by designing the doping concentrations and widths of the top dopant layer and of the other portions of the SCR, and is useful in eliminating undesired characteristics of typical SCRs such as unwanted latch up triggering and snap-back characteristics in the SCR I-V characteristics. The depleted SCR instead acts like a normal diode with very low capacitance. In a preferred embodiment, the contact region of the first conductivity type is highly doped, the top dopant layer of second conductivity type is lowly doped, the epitaxial layer of first conductivity type is lowly doped, and the buried dopant region of the second conductivity type is highly doped to form a vertical P+/N−/P−/N+ (or N+/P−/N−/P+) SCR structure.
- This invention further discloses a method for manufacturing a transient voltage suppressing (TVS) device. The method includes steps of a) growing a epitaxial layer having a first conductivity type on a semiconductor substrate of the first conductivity type and implanting a buried dopant region having a second conductivity type with a lateral extension in the epitaxial layer—the buried dopant region may be implanted after growing half of the epitaxial layer of the first conductivity type; b) forming a top dopant layer having second conductivity type at the top of the epitaxial layer c) forming contact regions at the top surface of the top dopant layer for forming a silicon controlled rectifier (SCR) combined with a steering diode structure with a vertically stacked PN junctions having equivalent capacitances connected in series having a reduced capacitance. In a more specific embodiment, the method may further include a step of opening a plurality of opening trenches through the epitaxial layer into the buried dopant region to form isolated trenches with the buried dopant region extended laterally beyond and below the isolation section. The method may also include forming insulation layer over the top dopant layer and opening an input/output (I/O) contact openings in the insulation layer to expose a top surface of the top dopant layer. The top dopant layer may be implanted at the top of the epitaxial layer of first conductivity type or epitaxially grown over the epitaxial layer of first conductivity type. In a more specific embodiment, the top dopant layer may be blanket implanted into the top of the epitaxial layer of first conductivity type.
- These and other objects and advantages of the present invention will no doubt become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiment, which is illustrated in the various drawing figures.
-
FIG. 1A-1 shows the circuit of a conventional TVS circuit implemented with diode array commonly applied for electrostatic discharge (ESD) protection. -
FIGS. 1A-2 and 1A-3 are two diagrams to show the integration of the steering diodes with the Zener diode to achieve low capacitance in unidirectional and bi-directional blocking TVS diodes respectively. -
FIG. 1B-1 shows a standard circuit diagram for a conventional TVS circuit andFIGS. 1B-2 is a cross sectional view for showing the actual implementation of the TVS circuit applying the CMOS processing technologies to provide the TVS circuit as integrated circuit (IC) chips. -
FIG. 1C shows a TVS circuit implemented with some of the diodes formed as vertical diodes to reduce the size of the TVS circuit. -
FIG. 1D is a cross sectional view of the integrated Zener diode with the high side and low side steering diodes illustrated with equivalent circuits of TVS devices implemented with N+ buried layer and isolation trenches to form vertical TVS diode arrays to reduce the areas occupied by the diode array. -
FIG. 2A is a cross sectional view of the integrated Zener diode with the depleted SCR high side structure and the low side steering diode of this invention formed using a buried N+ layer in a P type epitaxial region, with the addition of P and N type regions implanted from the top surface. The SCR is formed by a P+/N−/P−/P+ doping profile, to achieve a lower junction capacitance. -
FIG. 2A-1 shows the equivalent circuit of this device structure. -
FIG. 2B is a close up view taken from the top ofFIG. 2A showing the equivalent capacitances of the circuit.FIG. 2C is the same cross sectional view as shown inFIG. 2A , but with the conductivity types reversed. -
FIGS. 3A to 3G are cross sectional views for illustrating the forming of the NBL and the trigger implant layer. - Refer to
FIG. 2A for a side cross sectional view illustrated with equivalent circuit of a transient voltage suppressor (TVS) 100 of this invention. The TVS device as shown is formed with a depleted SCR high side structure using a buried N+ layer in a P type epitaxial region, with the addition of P and N type regions implanted from the top surface. The low side diode is formed by a P+/N−/P−/N+ (or N+/N−/P−/P+) doping profile, to achieve a lower junction capacitance. Specifically, theTVS 100 is formed on a heavily dopedP+ semiconductor substrate 105 which supports a lightly doped P−epitaxial layer 110. An N−top dopant layer 115 is located at the top of P−epitaxial layer 110. TheTVS 100 includes aP+ contact region 150 formed near a top surface of the semiconductor substrate, above the N buriedregion 120, to enhance the electrical contact with the I/O pad 170-1. TheTVS 100 further includes an N+ buriedregion 120 formed in the P−epitaxial layer 110. A semiconductor controlled rectifier (SCR) 130-1 is formed between theP+ contact region 150 and the N+ buriedlayer 120, and acts as the first steering diode, which in this case is the high side steering diode. The SCR 130-1 is formed vertically fromP+ contact region 150 to N−top dopant layer 115 to P−epi region 110 to N+ buriedlayer 120. The N+ buriedregion 120 is formed with an extended length beyondisolation trenches 139 to function with the P−epitaxial layer 110 below it as the main Zener diode 130-3 for the TVS device. This structure uses deep isolation trenches to define the boundary of the high side diode. This reduces the side wall P-N junction capacitance resulting from the use of N+ sinkers. The isolation trenches also help avoid parasitic transistor action. The isolation trenches are filled with a dielectric such as oxide, which has a lower dielectric constant compared to silicon in order to further reduce any sidewall coupling capacitance. The presence of oxide filled trenches also plays an important role in reducing the I/O-pad to substrate ground capacitance. The I/O-Pad capacitance is further reduced by the use of multiple isolation trenches in this device structure. In an alternative embodiment, theisolation trenches 139 may comprise a polysilicon center enclosed by oxide. The oxide filledtrenches 139 may be placed surrounding the first steering diode 130-1 in the areas where the first I/O pad 170-1 is located to help reduce the I/O pad to substrate ground capacitance. A Zener diode 130-3 overlapping zone is optionally formed with a deep voltage breakdown (VBD)trigger implant layer 121 implanted with P+ dopant ions disposed between theepitaxial layer 110 and the N+ buriedlayer 120 disposed below a top N-layer 115 to control the voltage breakdown. - An N+ doped
contact region 140 is formed on top of a second steering diode 130-2 (which in this configuration is the low side steering diode) formed between the P−epitaxial layer 110 and the N−top dopant layer 115. TheN+ contact region 140 is formed to enhance the electrical contact with another I/O pad 170-2. The second steering diode is connected to the Zener diode through the heavily dopedsemiconductor substrate 105. The low side steering diode 130-2 is isolated from the high side steering diode 130-1 in the semiconductor regions by lateral distance andisolation trenches 139 to prevent a latch up in the semiconductor regions between different I/O terminals. The I/O terminals 170-1 and 170-2 may be connected in a third dimension (not shown). Anoxide insulation layer 145 covering the top surface has openings to allow the I/O pads 170-1 and 170-2 to make contact to contactregions layer 120 high-side diode and Zener diode overlapping zone. -
FIG. 2A-1 shows an equivalent circuit of theTVS device 100 ofFIG. 2A . To the outside, theTVS device 100 looks and acts like a single Zener diode 130-4 having low capacitance, but internally it comprises a main Zener diode 130-3 working in conjunction with a high side steering diode 130-1 and a low side steering diode 130-2. - The TVS device as shown in
FIG. 2A is configured as a depleted SCR device by the PNPN junctions between theP+ region 150, the N−top layer 115, the P−epitaxial layer 110 and the N+ buriedlayer 120. TheN layer 115 andP regions N dopant layer 115 within the SCR is completely depleted at zero bias by theadjacent P regions N regions isolation trenches 139, so there is no danger of unwanted triggering or latch-up of the SCR 130-1. Optionally, the SCR may be configured so that the P−epi 110 portion of the SCR is also depleted. The TVS device as shown has the benefit of significantly reduced capacitance because of the extra junctions formed between these PN interfacial layers, as shown inFIG. 2B . In the prior art, the high side diode only comprised a single PN junction. The capacitance from this single junction could be undesirably high, and at risk to process variations. In this invention the SCR 130-1 has three PN junctions, with three corresponding capacitances 135-1, 135-2 and 135-3 in series, resulting in a low equivalent capacitance. Also, the doping concentrations of theregions top dopant layer 115, the PN junction of the low side steering diode 130-2 would be between theN+ contact region 140 and the P−epi 110 resulting in a relatively high capacitance. In this invention, that PN junction is shifted to between the N−top dopant layer 115 and the P−epi 110, resulting in a lower capacitance due to the lower doping concentration of N−top dopant layer 115. The TVS device as shown can also be conveniently integrated and manufactured by applying standard manufacturing processes. As shown in the manufacturing processes below, compared with the conventional TVS devices, there are no extra masks required. The P−epi layer 110 may further comprise a bottom P− epi layer and a top P− epi layer, as will be shown in the method. - The TVS device of this invention can also be formed using opposite conductivity types compared to those shown in
FIG. 2A . InFIG. 2C , aTVS device 100′ is shown where the conductivity types of each region are reversed. For example, thesubstrate 105 is now N+ rather than P+ and the buriedlayer 120 is now P+ rather than N+. The polarities of the steering diodes 130-1′ and 130-2′, and Zener diode 130-3′ are also reversed. The first steering diode 130-1′ is still a depleted SCR, and serves as the high side steering diode, and is formed vertically up from P+ buriedlayer 120 to N−epi 110, to P−top dopant layer 115 toN+ contact region 150. The second steering diode 130-2′ acts as the low side diode. The main Zener diode 130-3′ is in the same relative position but has a reversed polarity, being formed from the P+ buriedlayer 120 to the N−epi layer 110 below. Also the bottom electrode 170-3 now functions as the Vcc terminal while a top electrode (not specifically shown) is electrically connected to the P+ buriedlayer 120 to function as the ground terminal. -
FIGS. 3A to 3G are a series of cross sectional views for illustrating the processing steps to manufacture the low capacitance TVS with depleted SCR as shown inFIG. 2 of this invention.FIG. 3A shows a heavily dopedP+ substrate 105 with a lightly doped bottom P− epi layer 110-1 grown over it. InFIG. 3B , a masked implant (mask not shown) is performed to form theN+ implant region 120 andP+ trigger implants 121. InFIG. 3C , the top P− epi layer 110-2 is grown over the bottom P− epi layer 110-1, and collectively form the P−epitaxial layer 110. InFIG. 3D a blanket implant is performed to form N-layer 115 at the top of the top P− epitaxial layer 110-2. InFIG. 3E , a trench mask (not shown) is applied to open theisolation trenches 139 followed by filling the trenches with insulation material (which may include a polysilicon center). InFIG. 3F , implant masks (not shown) are applied to form theN+ contact regions 140 andP+ contact regions 150 near the top surface of the N−top dopant layer 115 to function as the low side and high side diodes. Thetop dopant layer 115 may be formed either by implantation, or by epitaxial growth. Iftop dopant layer 115 is formed by blanket implantation or epitaxial growth, this TVS device requires no extra masks compared to a similar TVS device not employing a depleted SCR. The configuration (e.g., doping profile, region widths) of the SCR may be selected so that the SCR is depleted at a zero bias. The manufacturing processes proceed with the formation of thetop insulation layer 145 and the Input/Output pads 170-1 and 170-2. InFIG. 3G , a bottom electrode 170-3 may be formed under theP+ substrate 105 as the GND pad to complete the manufacturing processes of the TVS device. - According to above descriptions, this invention discloses a transient voltage suppressing (TVS) device disposed on a semiconductor substrate of a first conductivity type. The TVS device comprises an epitaxial layer of the first conductivity type disposed on top of the semiconductor substrate and a top dopant layer of a second conductivity type disposed at the top of the first epitaxial layer. The TVS device further comprises a buried dopant region of the second conductivity type disposed and encompassed in the epitaxial layer wherein the buried dopant region extends laterally and having an extended bottom junction area interfacing with the underlying regions of the epitaxial layer thus constituting a Zener diode for the TVS device. And, the TVS device further comprises a contact region of the first conductivity type disposed at the top surface of the top dopant layer for constituting a semiconductor controlled rectifier (SCR) acting as a high-side steering diode structure with the multi-junction configuration having a reduced capacitance. The reduced capacitance is because of the SCR having three PN junctions stacked as multiple capacitances connected in series, rather than a single capacitance from a single PN junction. In a preferred embodiment, the SCR is configured so that its top dopant layer portions are depleted at zero bias, so that the SCR behaves like a normal diode with low capacitance. In an exemplary embodiment, the TVS device further includes isolation trenches for isolating a section of the semiconductor substrate for disposing the SCR combined with the high side steer diode structure. In another exemplary embodiment, the top contact region of the first conductivity type disposed in the top dopant layer is disposed at a top surface of the semiconductor substrate for enhancing an electric contact to an input/output (I/O) pad contacting the top surface above the top contact region. In another exemplary embodiment, the TVS device further includes a second top contact region of the second conductivity type disposed in the top dopant layer laterally away from the high side diode constituting a low-side steering diode for side TVS device with capacitors configured as connection in series by stacking the second top contact region and the top dopant layer and the epitaxial layers. In another exemplary embodiment, the second top contact region of the second conductivity type disposed in the second epitaxial layer is disposed at a top surface of the semiconductor device for enhancing an electric contact to a second input/output (I/O) pad contacting the top surface above the second top contact region. In another exemplary embodiment, the TVS device further includes high-side low-side isolation trenches disposed between the SCR acting as the high side steering diode structure and the low side steering diode. In another exemplary embodiment, the first conductivity type is a P-type. In another exemplary embodiment, the first conductivity type is N-type. In another exemplary embodiment, the TVS device further includes a voltage breakdown (VBD) trigger zone formed with a high dopant concentration of first conductivity type in a Zener diode overlapping zone disposed in the first epitaxial layer below the buried dopant region to control a voltage breakdown. In another exemplary embodiment, the TVS device further comprises an insulation covering a top surface of the semiconductor having openings above the top contact regions for forming the I/O pads in contact with the top contact regions. In another exemplary embodiment, the TVS device further comprises an insulation covering a top surface of the semiconductor having an opening above the top dopant layer to form a metal layer in electric connection to a high voltage Vcc for connecting the SCR acting as the high side steering diode structure and the Zener diode to high voltage Vcc. In another exemplary embodiment, the first conductivity type is a P-type; and a bottom surface of the substrate constituting a N+ substrate is connected to a ground voltage Gnd. In another exemplary embodiment, the first conductivity type is a N-type conductivity type; and a bottom surface of the substrate constituting a N-type substrate is connected to a high voltage Vcc. In another exemplary embodiment, the buried dopant region encompassed in the epitaxial layer further extending laterally beyond the isolation trenches having an extended bottom junction area to form the Zener diode with an extended PN-junction area. In another exemplary embodiment, the SCR further comprises a dopant profile to have a configuration of a depleted SCR structure wherein the second conductivity type layer of the SCR is completely depleted by the top contact layer, and the third layer formed as an epitaxial layer of opposite conductivity type. This is achieved by designing the doping concentration and width of the second conductivity type layer of the SCR, and is useful in eliminating snap-back characteristics in the SCR I-V characteristics. In a preferred embodiment, the contact region of the first conductivity type is highly doped, the top dopant layer of second conductivity type is lowly doped, the epitaxial layer of first conductivity type is lowly doped, and the buried dopant region of the second conductivity type is highly doped to form a vertical P+/N−/P−/N+ (or N+/P−/N−/P+) SCR structure.
- Although the present invention has been described in terms of the presently preferred embodiment, it is to be understood that such disclosure is not to be interpreted as limiting. Various alterations and modifications will no doubt become apparent to those skilled in the art after reading the above disclosure. Accordingly, it is intended that the appended claims be interpreted as covering all alterations and modifications as fall within the true spirit and scope of the invention.
Claims (22)
1. A transient voltage suppressing (TVS) device comprising:
a semiconductor substrate of a first conductivity type;
an epitaxial layer of the first conductivity type disposed on top of said semiconductor substrate and a top dopant layer of a second conductivity type disposed at the top of said epitaxial layer;
a buried dopant region of the second conductivity type disposed and encompassed in the epitaxial layer wherein said buried dopant region interfacing with underlying portions of said epitaxial layer thus constituting a Zener diode for said TVS device; and
a first contact region of the first conductivity type disposed at the top of said top dopant layer over said buried dopant region for constituting a semiconductor controlled rectifier (SCR) functioning as a first steering diode, wherein said SCR comprises vertically of the first contact region, the top dopant layer, the epitaxial layer, and the buried dopant region.
2. The transient voltage suppressing (TVS) device of claim 1 further comprising:
a plurality of isolation trenches isolating a section of said epitaxial layer and top dopant layer for isolating said SCR.
3. The transient voltage suppressing (TVS) device of claim 1 further comprising:
a second contact region having second conductivity type disposed at the top of said top dopant layer and laterally away from the SCR and first steering diode wherein said second contact region interfacing with the top dopant layer for functioning as a second steering diode for functioning with said first steering diode as a pair of steering diodes of said TVS device.
4. The transient voltage suppressing (TVS) device of claim 1 further comprising: a second steering diode formed laterally away from the SCR and first steering diode,
wherein said first and second steering diodes form a pair of steering diodes, said pair of steering diodes comprising a high side steering diode and a low side steering diode.
5. The transient voltage suppressing (TVS) device of claim 3 wherein:
the second steering diode further includes a part of the top dopant layer for reducing the capacitance of said second steering diode.
6. The TVS device of claim 3 wherein:
the first and second steering diodes are connected to a first and second input/output (I/O) pads through the first and second contact regions, respectively.
7. The TVS device of claim 6 further comprising:
isolation trenches surrounding the first and second steering diodes and disposed under the first and second I/O pads.
8. The transient voltage suppressing (TVS) device of claim 4 wherein:
the first steering diode and the said second steering diode are separated by at least one isolation trench.
9. The transient voltage suppressing (TVS) device of claim 1 wherein:
said first conductivity type is P-type, and the first steering diode is a high side steering diode.
10. The transient voltage suppressing (TVS) device of claim 1 wherein:
said first conductivity type is N-type, and the first steering diode is a low side steering diode.
11. The transient voltage suppressing (TVS) device of claim 1 further comprising:
a voltage breakdown (VBD) trigger zone formed with a high dopant concentration of first conductivity type in a Zener diode overlapping zone disposed in the epitaxial layer below said buried dopant region to control a voltage breakdown.
12. The transient voltage suppressing (TVS) device of claim 3 further comprising:
an insulation layer covering a top surface of the semiconductor substrate having openings for forming top contacts with said TVS device.
13. The transient voltage suppressing (TVS) device of claim 1 wherein:
said first conductivity type is P-type; and said semiconductor substrate functioning as a ground voltage (GND) terminal.
14. The transient voltage suppressing (TVS) device of claim 2 wherein:
said buried dopant region encompassed in said first epitaxial layer further extending laterally beyond said isolation trenches having an extended bottom junction area to form said Zener diode with an extended PN-junction area.
15. The transient voltage suppressing (TVS) device of claim 1 wherein:
the epitaxial layer further comprises a bottom and a top epitaxial layer with the buried dopant region disposed at an interface of the bottom epitaxial layer and the top epitaxial layer.
16. The transient voltage suppressing (TVS) device of claim 1 wherein:
the SCR further comprises a dopant profile to have a configuration of a depleted SCR structure wherein said top dopant layer of the SCR is completely depleted by the first contact region and the epitaxial layer.
17. A transient voltage suppressing (TVS) device comprising:
a semiconductor substrate of a first conductivity type;
an epitaxial layer of a first conductivity type formed over said semiconductor substrate;
a buried dopant region of a second conductivity type disposed and encompassed in said epitaxial layer of the first conductivity type wherein said buried dopant region having a bottom junction area interfacing with portions of said epitaxial layer underneath thus constituting a Zener diode for said TVS device; and
dopant regions above said buried dopant region in combination with the epitaxial layer and said buried dopant region to form a plurality of interfacing PN junctions constituting a depleted SCR acting as a first steering diode to function with said Zener diode; and
a second steering diode spaced laterally from the first steering diode for suppressing a transient voltage.
18. A method for manufacturing a transient voltage suppressing (TVS) device comprising:
growing an epitaxial layer having a first conductivity type on a semiconductor substrate of the first conductivity type and implanting a buried dopant region having a second conductivity type within said epitaxial layer, the buried dopant region forming a Zener diode with an underlying portion of the epitaxial layer;
forming a top dopant layer having second conductivity type on top of said epitaxial layer; and
forming a contact region of a first conductivity type at a top surface of said top dopant layer for forming a depleted semiconductor controlled rectifier (SCR), the SCR constituting one of a pair of steering diodes comprising a high side steering diode and a low side steering diode.
19. The method for manufacturing a TVS device of claim 18 wherein:
said step of forming said contact region at the top surface of said top dopant layer further comprising a step of implanting a doping profile in the contact region, top dopant layer and the epitaxial layer for completely depleting the SCR of the top dopant layer at zero bias by the contact region and the epitaxial layer.
20. The method for manufacturing a TVS device of claim 18 wherein:
said step of growing said epitaxial layer further comprises a step of growing a bottom epitaxial layer of a first conductivity type over the semiconductor substrate, and growing a top epitaxial layer of a first conductivity type on top of the bottom epitaxial layer; and wherein:
said step of implanting a buried dopant region is performed after said step of growing a bottom epitaxial layer and before said step of growing a top epitaxial layer.
21. The method for manufacturing a TVS device of claim 18 wherein:
said step of forming a top dopant layer further comprising a step of implanting the top dopant region.
22. The method for manufacturing a TVS device of claim 18 wherein:
said step of forming a top dopant layer further comprises a step of applying an epitaxial growth process to form the top dopant layer.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/384,185 US8338854B2 (en) | 2009-03-31 | 2009-03-31 | TVS with low capacitance and forward voltage drop with depleted SCR as steering diode |
CN2010101555907A CN101853853B (en) | 2009-03-31 | 2010-03-30 | Tvs with low capacitance & forward voltage drop with depleted scr as steering diode |
TW099109672A TWI441315B (en) | 2009-03-31 | 2010-03-30 | Tvs with low capacitance and forward voltage drop with depleted scr as steering diode |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/384,185 US8338854B2 (en) | 2009-03-31 | 2009-03-31 | TVS with low capacitance and forward voltage drop with depleted SCR as steering diode |
Publications (2)
Publication Number | Publication Date |
---|---|
US20100244090A1 true US20100244090A1 (en) | 2010-09-30 |
US8338854B2 US8338854B2 (en) | 2012-12-25 |
Family
ID=42783017
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/384,185 Active 2030-11-20 US8338854B2 (en) | 2009-03-31 | 2009-03-31 | TVS with low capacitance and forward voltage drop with depleted SCR as steering diode |
Country Status (3)
Country | Link |
---|---|
US (1) | US8338854B2 (en) |
CN (1) | CN101853853B (en) |
TW (1) | TWI441315B (en) |
Cited By (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110115055A1 (en) * | 2009-11-18 | 2011-05-19 | Renesas Electronics Corporation | Semiconductor device and manufacturing method thereof |
US20120043583A1 (en) * | 2010-08-20 | 2012-02-23 | International Business Machines Corporation | Low leakage, low capacitance electrostatic discharge (esd) silicon controlled recitifer (scr), methods of manufacture and design structure |
CN103474428A (en) * | 2013-09-16 | 2013-12-25 | 杭州士兰集成电路有限公司 | Integrated type both-way ultra-low capacitance TVS device and manufacturing method thereof |
US20140159108A1 (en) * | 2012-12-09 | 2014-06-12 | Semiconductor Components Industries, Llc | Method of forming an esd device and structure therefor |
US8785971B2 (en) | 2011-11-23 | 2014-07-22 | Amazing Microelectronic Corp. | Transient voltage suppressor without leakage current |
US8908340B2 (en) | 2012-03-05 | 2014-12-09 | Honeywell International Inc. | Switched transient voltage suppression circuit |
US20150311701A1 (en) * | 2014-04-24 | 2015-10-29 | General Electric Company | Method and system for transient voltage suppression devices with active control |
CN105185782A (en) * | 2015-08-20 | 2015-12-23 | 北京燕东微电子有限公司 | Capacitive diode assembly and manufacturing method of the capacitive diode assembly |
CN105185783A (en) * | 2015-08-20 | 2015-12-23 | 北京燕东微电子有限公司 | Capacitive diode assembly and manufacturing method of the capacitive diode assembly |
US9257525B2 (en) | 2011-05-13 | 2016-02-09 | Intersil Americas LLC | Systems and methods for forming isolated devices in a handle wafer |
JP2016072259A (en) * | 2014-09-26 | 2016-05-09 | 株式会社東芝 | Semiconductor device |
US20160300827A1 (en) * | 2015-04-13 | 2016-10-13 | Infineon Technologies Ag | Protection Devices with Trigger Devices and Methods of Formation Thereof |
CN106169508A (en) * | 2016-08-31 | 2016-11-30 | 北京燕东微电子有限公司 | A kind of two-way ultra-low capacitance Transient Voltage Suppressor and preparation method thereof |
CN106558543A (en) * | 2016-08-11 | 2017-04-05 | 矽力杰半导体技术(杭州)有限公司 | The semiconductor structure and manufacture method of electrostatic discharge protection device |
US20170141097A1 (en) * | 2014-12-09 | 2017-05-18 | Madhur Bobde | TVS Structures for High Surge AND Low Capacitance |
CN106783844A (en) * | 2017-01-25 | 2017-05-31 | 杭州士兰集成电路有限公司 | One-way low-capacitance TVS device and its manufacture method |
US20170213815A1 (en) * | 2006-11-30 | 2017-07-27 | Alpha And Omega Semiconductor Incorporated | Optimized configurations to integrate steering diodes in low capacitance transient voltage suppressor (tvs) |
CN107301998A (en) * | 2017-07-21 | 2017-10-27 | 北京燕东微电子有限公司 | Transient Voltage Suppressor and its manufacture method |
US9806157B2 (en) | 2014-10-03 | 2017-10-31 | General Electric Company | Structure and method for transient voltage suppression devices with a two-region base |
CN107680962A (en) * | 2017-09-27 | 2018-02-09 | 安徽富芯微电子有限公司 | A kind of low forward voltage TVS device and its manufacture method |
KR20180036670A (en) * | 2015-04-13 | 2018-04-09 | 인피니언 테크놀로지스 아게 | Protection devices with trigger devices and methods of formation thereof |
CN108198813A (en) * | 2018-02-12 | 2018-06-22 | 北京燕东微电子有限公司 | Transient Voltage Suppressor and its manufacturing method |
CN108428699A (en) * | 2017-11-09 | 2018-08-21 | 上海长园维安微电子有限公司 | A kind of TVS device and its manufacturing method with two-way big rapid time SCR characteristic ultra-low capacitance |
US10062682B1 (en) * | 2017-05-25 | 2018-08-28 | Alpha And Omega Semiconductor (Cayman) Ltd. | Low capacitance bidirectional transient voltage suppressor |
US10217733B2 (en) | 2015-09-15 | 2019-02-26 | Semiconductor Components Industries, Llc | Fast SCR structure for ESD protection |
US10381341B2 (en) * | 2016-12-21 | 2019-08-13 | Nuvoton Technology Corporation | Transient-voltage-suppression (TVS) diode device and method of fabricating the same |
US10388781B2 (en) | 2016-05-20 | 2019-08-20 | Alpha And Omega Semiconductor Incorporated | Device structure having inter-digitated back to back MOSFETs |
US10615077B2 (en) * | 2017-12-29 | 2020-04-07 | Nuvoton Technology Corporation | Semiconductor devices and methods of fabricating the same |
US10692851B2 (en) | 2017-03-31 | 2020-06-23 | Alpha And Omega Semiconductor (Cayman) Ltd. | High surge bi-directional transient voltage suppressor |
US10720422B2 (en) | 2017-03-31 | 2020-07-21 | Alpha And Omega Semiconductor (Cayman) Ltd. | High surge transient voltage suppressor |
US20220094158A1 (en) * | 2020-09-21 | 2022-03-24 | Infineon Technologies Ag | ESD Protection Device with Reduced Harmonic Distortion |
US20220271026A1 (en) * | 2021-02-22 | 2022-08-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dual substrate side esd diode for high speed circuit |
WO2023058553A1 (en) * | 2021-10-04 | 2023-04-13 | 株式会社村田製作所 | Transient voltage absorption element |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102290417B (en) * | 2011-08-24 | 2012-10-24 | 浙江大学 | Transient voltage suppressor based on DTSCR (Dual Triggered Silicon Controlled Rectifier) |
CN102593155B (en) * | 2012-03-01 | 2014-03-12 | 浙江大学 | Multi-porous channel current equalizing-based transient voltage suppressor |
US8835976B2 (en) * | 2012-03-14 | 2014-09-16 | General Electric Company | Method and system for ultra miniaturized packages for transient voltage suppressors |
CN103426879B (en) * | 2012-05-18 | 2016-02-10 | 上海华虹宏力半导体制造有限公司 | Transient Voltage Suppressor and manufacture method thereof |
CN103035669B (en) * | 2012-06-04 | 2015-06-03 | 上海华虹宏力半导体制造有限公司 | Pn junction with ultra-low junction capacity density and manufacture method thereof |
CN103456798B (en) * | 2012-06-05 | 2015-10-14 | 上海华虹宏力半导体制造有限公司 | TVS device and manufacture method |
CN103474346B (en) * | 2012-06-08 | 2016-04-13 | 上海华虹宏力半导体制造有限公司 | The implementation method of transient voltage suppression diode PN junction |
CN103474427B (en) * | 2013-09-16 | 2016-01-06 | 杭州士兰集成电路有限公司 | Integrated form one-way ultra-low capacitance TVS device and manufacture method thereof |
CN106298773B (en) * | 2015-06-05 | 2019-05-28 | 北大方正集团有限公司 | Integrated-type groove packet routing device and its manufacturing method |
US9583586B1 (en) * | 2015-12-22 | 2017-02-28 | Alpha And Omega Semiconductor Incorporated | Transient voltage suppressor (TVS) with reduced breakdown voltage |
US10511163B2 (en) | 2015-12-29 | 2019-12-17 | General Electric Company | Low capacitance surge suppression device |
US10141300B1 (en) | 2017-10-19 | 2018-11-27 | Alpha And Omega Semiconductor (Cayman) Ltd. | Low capacitance transient voltage suppressor |
CN108198810B (en) * | 2017-12-25 | 2023-09-19 | 北京燕东微电子股份有限公司 | Transient voltage suppressor and method of manufacturing the same |
CN108110000B (en) * | 2017-12-29 | 2023-07-21 | 杭州士兰集成电路有限公司 | Unidirectional low-capacitance TVS device and manufacturing method thereof |
CN108109998B (en) * | 2017-12-29 | 2023-06-16 | 杭州士兰集成电路有限公司 | Unidirectional low-capacitance TVS device and manufacturing method thereof |
CN108321185B (en) * | 2017-12-29 | 2023-10-24 | 杭州士兰集成电路有限公司 | Bidirectional low-capacitance TVS device and manufacturing method thereof |
CN108321157A (en) * | 2018-03-30 | 2018-07-24 | 湖南静芯微电子技术有限公司 | The SCR Transient Voltage Suppressors and manufacturing method of the low clamp voltage of low capacitance |
US10930637B2 (en) * | 2018-09-06 | 2021-02-23 | Amazing Microelectronic Corp. | Transient voltage suppressor |
CN109244069B (en) * | 2018-09-19 | 2020-12-15 | 浙江昌新生物纤维股份有限公司 | Transient voltage suppressor and preparation method thereof |
US10825805B2 (en) | 2018-10-26 | 2020-11-03 | Alpha & Omega Semiconductor (Cayman) Ltd. | Low capacitance transient voltage suppressor including a punch-through silicon controlled rectifier as low-side steering diode |
CN110071171B (en) * | 2019-04-18 | 2024-04-16 | 江苏捷捷微电子股份有限公司 | Silicon controlled rectifier chip with overvoltage chopping characteristic and preparation method thereof |
CN113140611A (en) * | 2020-01-17 | 2021-07-20 | 台湾茂矽电子股份有限公司 | Transient voltage suppression diode structure and manufacturing method thereof |
TWI732426B (en) * | 2020-01-17 | 2021-07-01 | 台灣茂矽電子股份有限公司 | Transient-voltage-suppression diode structure and manufacturing method thereof |
TWI725729B (en) * | 2020-02-05 | 2021-04-21 | 台灣茂矽電子股份有限公司 | Diode structure and manufacturing method thereof |
CN111968970B (en) * | 2020-08-28 | 2022-04-08 | 电子科技大学 | ESD protection device |
US20230168298A1 (en) * | 2021-11-29 | 2023-06-01 | Amazing Microelectronic Corp. | Diode test module for monitoring leakage current and its method thereof |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090045457A1 (en) * | 2006-11-16 | 2009-02-19 | Alpha & Omega Semiconductor, Ltd. | Optimized configurations to integrate steering diodes in low capacitance transient voltage suppressor (TVS) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4855244A (en) * | 1987-07-02 | 1989-08-08 | Texas Instruments Incorporated | Method of making vertical PNP transistor in merged bipolar/CMOS technology |
US5171699A (en) * | 1990-10-03 | 1992-12-15 | Texas Instruments Incorporated | Vertical DMOS transistor structure built in an N-well CMOS-based BiCMOS process and method of fabrication |
US6600204B2 (en) * | 2001-07-11 | 2003-07-29 | General Semiconductor, Inc. | Low-voltage punch-through bi-directional transient-voltage suppression devices having surface breakdown protection and methods of making the same |
-
2009
- 2009-03-31 US US12/384,185 patent/US8338854B2/en active Active
-
2010
- 2010-03-30 CN CN2010101555907A patent/CN101853853B/en active Active
- 2010-03-30 TW TW099109672A patent/TWI441315B/en active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090045457A1 (en) * | 2006-11-16 | 2009-02-19 | Alpha & Omega Semiconductor, Ltd. | Optimized configurations to integrate steering diodes in low capacitance transient voltage suppressor (TVS) |
Cited By (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10354990B2 (en) * | 2006-11-16 | 2019-07-16 | Alpha And Omega Semiconductor Incorporated | Optimized configurations to integrate steering diodes in low capacitance transient voltage suppressor (TVS) |
US9793256B2 (en) * | 2006-11-30 | 2017-10-17 | Alpha And Omega Semiconductor Incorporated | Optimized configurations to integrate steering diodes in low capacitance transient voltage suppressor (TVS) |
US20170213815A1 (en) * | 2006-11-30 | 2017-07-27 | Alpha And Omega Semiconductor Incorporated | Optimized configurations to integrate steering diodes in low capacitance transient voltage suppressor (tvs) |
US20110115055A1 (en) * | 2009-11-18 | 2011-05-19 | Renesas Electronics Corporation | Semiconductor device and manufacturing method thereof |
US20120043583A1 (en) * | 2010-08-20 | 2012-02-23 | International Business Machines Corporation | Low leakage, low capacitance electrostatic discharge (esd) silicon controlled recitifer (scr), methods of manufacture and design structure |
US8796731B2 (en) * | 2010-08-20 | 2014-08-05 | International Business Machines Corporation | Low leakage, low capacitance electrostatic discharge (ESD) silicon controlled recitifer (SCR), methods of manufacture and design structure |
US9257525B2 (en) | 2011-05-13 | 2016-02-09 | Intersil Americas LLC | Systems and methods for forming isolated devices in a handle wafer |
US8785971B2 (en) | 2011-11-23 | 2014-07-22 | Amazing Microelectronic Corp. | Transient voltage suppressor without leakage current |
US8908340B2 (en) | 2012-03-05 | 2014-12-09 | Honeywell International Inc. | Switched transient voltage suppression circuit |
US9564424B2 (en) * | 2012-12-09 | 2017-02-07 | Semiconductor Components Industries, Llc | ESD device and structure therefor |
US20160225756A1 (en) * | 2012-12-09 | 2016-08-04 | Semiconductor Components Industries, Llc | Method of forming an esd device and structure therefor |
US20140159108A1 (en) * | 2012-12-09 | 2014-06-12 | Semiconductor Components Industries, Llc | Method of forming an esd device and structure therefor |
US9337178B2 (en) * | 2012-12-09 | 2016-05-10 | Semiconductor Components Industries, Llc | Method of forming an ESD device and structure therefor |
CN103474428A (en) * | 2013-09-16 | 2013-12-25 | 杭州士兰集成电路有限公司 | Integrated type both-way ultra-low capacitance TVS device and manufacturing method thereof |
US10103540B2 (en) * | 2014-04-24 | 2018-10-16 | General Electric Company | Method and system for transient voltage suppression devices with active control |
EP2940734A1 (en) * | 2014-04-24 | 2015-11-04 | General Electric Company | Method and system for transient voltage suppression devices with active control |
US20150311701A1 (en) * | 2014-04-24 | 2015-10-29 | General Electric Company | Method and system for transient voltage suppression devices with active control |
JP2016072259A (en) * | 2014-09-26 | 2016-05-09 | 株式会社東芝 | Semiconductor device |
US9806157B2 (en) | 2014-10-03 | 2017-10-31 | General Electric Company | Structure and method for transient voltage suppression devices with a two-region base |
US10096588B2 (en) * | 2014-12-09 | 2018-10-09 | Alpha And Omega Semiconductor Incorporated | TVS structures for high surge and low capacitance |
US20180026025A1 (en) * | 2014-12-09 | 2018-01-25 | Alpha And Omega Semiconductor Incorporated | Tvs structures for high surge and low capacitance |
US20170141097A1 (en) * | 2014-12-09 | 2017-05-18 | Madhur Bobde | TVS Structures for High Surge AND Low Capacitance |
US9793254B2 (en) * | 2014-12-09 | 2017-10-17 | Alpha And Omega Semiconductor Incorporated | TVS structures for high surge and low capacitance |
KR20180036670A (en) * | 2015-04-13 | 2018-04-09 | 인피니언 테크놀로지스 아게 | Protection devices with trigger devices and methods of formation thereof |
US20160300827A1 (en) * | 2015-04-13 | 2016-10-13 | Infineon Technologies Ag | Protection Devices with Trigger Devices and Methods of Formation Thereof |
KR102574583B1 (en) * | 2015-04-13 | 2023-09-06 | 인피니언 테크놀로지스 아게 | Protection devices with trigger devices and methods of formation thereof |
US10741548B2 (en) * | 2015-04-13 | 2020-08-11 | Infineon Technologies Ag | Protection devices with trigger devices and methods of formation thereof |
DE102016204699B4 (en) | 2015-04-13 | 2020-07-30 | Infineon Technologies Ag | Protective devices with trigger devices and methods for their formation |
US11600615B2 (en) | 2015-04-13 | 2023-03-07 | Infineon Technologies Ag | Protection devices with trigger devices and methods of formation thereof |
CN106057796A (en) * | 2015-04-13 | 2016-10-26 | 英飞凌科技股份有限公司 | Protection devices with trigger devices and methods of formation thereof |
KR20220027923A (en) * | 2015-04-13 | 2022-03-08 | 인피니언 테크놀로지스 아게 | Protection devices with trigger devices and methods of formation thereof |
KR102369409B1 (en) * | 2015-04-13 | 2022-03-02 | 인피니언 테크놀로지스 아게 | Protection devices with trigger devices and methods of formation thereof |
CN105185782A (en) * | 2015-08-20 | 2015-12-23 | 北京燕东微电子有限公司 | Capacitive diode assembly and manufacturing method of the capacitive diode assembly |
CN105185783A (en) * | 2015-08-20 | 2015-12-23 | 北京燕东微电子有限公司 | Capacitive diode assembly and manufacturing method of the capacitive diode assembly |
US10217733B2 (en) | 2015-09-15 | 2019-02-26 | Semiconductor Components Industries, Llc | Fast SCR structure for ESD protection |
US10388781B2 (en) | 2016-05-20 | 2019-08-20 | Alpha And Omega Semiconductor Incorporated | Device structure having inter-digitated back to back MOSFETs |
CN106558543A (en) * | 2016-08-11 | 2017-04-05 | 矽力杰半导体技术(杭州)有限公司 | The semiconductor structure and manufacture method of electrostatic discharge protection device |
CN106169508A (en) * | 2016-08-31 | 2016-11-30 | 北京燕东微电子有限公司 | A kind of two-way ultra-low capacitance Transient Voltage Suppressor and preparation method thereof |
US10381341B2 (en) * | 2016-12-21 | 2019-08-13 | Nuvoton Technology Corporation | Transient-voltage-suppression (TVS) diode device and method of fabricating the same |
CN106783844A (en) * | 2017-01-25 | 2017-05-31 | 杭州士兰集成电路有限公司 | One-way low-capacitance TVS device and its manufacture method |
US11152351B2 (en) | 2017-03-31 | 2021-10-19 | Alpha And Omega Semiconductor (Cayman) Ltd. | High surge transient voltage suppressor |
US10692851B2 (en) | 2017-03-31 | 2020-06-23 | Alpha And Omega Semiconductor (Cayman) Ltd. | High surge bi-directional transient voltage suppressor |
US10720422B2 (en) | 2017-03-31 | 2020-07-21 | Alpha And Omega Semiconductor (Cayman) Ltd. | High surge transient voltage suppressor |
US10062682B1 (en) * | 2017-05-25 | 2018-08-28 | Alpha And Omega Semiconductor (Cayman) Ltd. | Low capacitance bidirectional transient voltage suppressor |
US11462532B2 (en) * | 2017-05-25 | 2022-10-04 | Alpha And Omega Semiconductor (Cayman) Ltd. | Low capacitance bidirectional transient voltage suppressor |
US10937780B2 (en) * | 2017-05-25 | 2021-03-02 | Alpha And Omega Semiconductor (Cayman) Ltd. | Low capacitance bidirectional transient voltage suppressor |
US10373947B2 (en) * | 2017-05-25 | 2019-08-06 | Alpha And Omega Semiconductor (Cayman) Ltd. | Low capacitance bidirectional transient voltage suppressor |
US20230050292A1 (en) * | 2017-05-25 | 2023-02-16 | Alpha And Omega Semiconductor (Cayman) Ltd. | Low capacitance bidirectional transient voltage suppressor |
CN107301998A (en) * | 2017-07-21 | 2017-10-27 | 北京燕东微电子有限公司 | Transient Voltage Suppressor and its manufacture method |
CN107680962A (en) * | 2017-09-27 | 2018-02-09 | 安徽富芯微电子有限公司 | A kind of low forward voltage TVS device and its manufacture method |
CN108428699A (en) * | 2017-11-09 | 2018-08-21 | 上海长园维安微电子有限公司 | A kind of TVS device and its manufacturing method with two-way big rapid time SCR characteristic ultra-low capacitance |
US10615077B2 (en) * | 2017-12-29 | 2020-04-07 | Nuvoton Technology Corporation | Semiconductor devices and methods of fabricating the same |
CN108198813A (en) * | 2018-02-12 | 2018-06-22 | 北京燕东微电子有限公司 | Transient Voltage Suppressor and its manufacturing method |
US20220094158A1 (en) * | 2020-09-21 | 2022-03-24 | Infineon Technologies Ag | ESD Protection Device with Reduced Harmonic Distortion |
US11936178B2 (en) * | 2020-09-21 | 2024-03-19 | Infineon Technologies Ag | ESD protection device with reduced harmonic distortion |
US20220271026A1 (en) * | 2021-02-22 | 2022-08-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dual substrate side esd diode for high speed circuit |
US11973075B2 (en) * | 2021-02-22 | 2024-04-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dual substrate side ESD diode for high speed circuit |
WO2023058553A1 (en) * | 2021-10-04 | 2023-04-13 | 株式会社村田製作所 | Transient voltage absorption element |
Also Published As
Publication number | Publication date |
---|---|
CN101853853B (en) | 2012-06-13 |
TW201036143A (en) | 2010-10-01 |
CN101853853A (en) | 2010-10-06 |
TWI441315B (en) | 2014-06-11 |
US8338854B2 (en) | 2012-12-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8338854B2 (en) | TVS with low capacitance and forward voltage drop with depleted SCR as steering diode | |
US8835977B2 (en) | TVS with low capacitance and forward voltage drop with depleted SCR as steering diode | |
US8981425B2 (en) | Optimized configurations to integrate steering diodes in low capacitance transient voltage suppressor (TVS) | |
US10038062B2 (en) | Circuit configuration and manufacturing processes for vertical transient voltage suppressor (TVS) and EMI filter | |
US8431958B2 (en) | Optimized configurations to integrate steering diodes in low capacitance transient voltage suppressor (TVS) | |
US10354990B2 (en) | Optimized configurations to integrate steering diodes in low capacitance transient voltage suppressor (TVS) | |
US7781826B2 (en) | Circuit configuration and manufacturing processes for vertical transient voltage suppressor (TVS) and EMI filter | |
US9911728B2 (en) | Transient voltage suppressor (TVS) with reduced breakdown voltage | |
EP2442359B1 (en) | Area-efficient high voltage bipolar ESD protection device | |
US8896093B2 (en) | Circuit configuration and manufacturing processes for vertical transient voltage suppressor (TVS) and EMI filter | |
US8455315B2 (en) | Symmetric blocking transient voltage suppressor (TVS) using bipolar transistor base snatch | |
CN101506974B (en) | Latch-up free vertical TVS diode array structure using trench isolation | |
US8377757B2 (en) | Device and method for transient voltage suppressor | |
US8743516B2 (en) | Sharing stacked BJT clamps for system level ESD protection | |
US20090115018A1 (en) | Transient voltage suppressor manufactured in silicon on oxide (SOI) layer | |
TWI689076B (en) | High surge bi-directional transient voltage suppressor | |
US10483257B2 (en) | Low voltage NPN with low trigger voltage and high snap back voltage for ESD protection | |
US8859361B1 (en) | Symmetric blocking transient voltage suppressor (TVS) using bipolar NPN and PNP transistor base snatch | |
US8982516B2 (en) | Area-efficient high voltage bipolar-based ESD protection targeting narrow design windows | |
US9881913B2 (en) | Bipolar SCR |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ALPHA AND OMEGA SEMICONDUCTOR INCORPORATED, CALIFO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BOBDE, MADHUR;GUAN, LINGPENG;BHALLA, ANUP;AND OTHERS;REEL/FRAME:022590/0615 Effective date: 20090331 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |