US20100207846A1 - Thin-film transistor panel - Google Patents
Thin-film transistor panel Download PDFInfo
- Publication number
- US20100207846A1 US20100207846A1 US12/607,028 US60702809A US2010207846A1 US 20100207846 A1 US20100207846 A1 US 20100207846A1 US 60702809 A US60702809 A US 60702809A US 2010207846 A1 US2010207846 A1 US 2010207846A1
- Authority
- US
- United States
- Prior art keywords
- electrode
- tft
- subpixel
- subpixel electrode
- gate line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 7
- 239000004065 semiconductor Substances 0.000 claims abstract description 35
- 239000000758 substrate Substances 0.000 claims abstract description 34
- 239000000463 material Substances 0.000 claims description 13
- 238000000034 method Methods 0.000 claims description 13
- 238000003860 storage Methods 0.000 claims description 10
- 230000006866 deterioration Effects 0.000 abstract description 3
- 239000010408 film Substances 0.000 description 32
- 239000004973 liquid crystal related substance Substances 0.000 description 15
- 229920002120 photoresistant polymer Polymers 0.000 description 14
- 239000003990 capacitor Substances 0.000 description 13
- 229910052751 metal Inorganic materials 0.000 description 12
- 239000002184 metal Substances 0.000 description 12
- 238000010586 diagram Methods 0.000 description 10
- 238000002161 passivation Methods 0.000 description 9
- 239000004020 conductor Substances 0.000 description 8
- 230000008878 coupling Effects 0.000 description 8
- 238000010168 coupling process Methods 0.000 description 8
- 238000005859 coupling reaction Methods 0.000 description 8
- 229910052782 aluminium Inorganic materials 0.000 description 7
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 7
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 6
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 6
- 229910052750 molybdenum Inorganic materials 0.000 description 6
- 239000011733 molybdenum Substances 0.000 description 6
- 229910021417 amorphous silicon Inorganic materials 0.000 description 5
- 239000010949 copper Substances 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 239000011159 matrix material Substances 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- 239000000615 nonconductor Substances 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- 229910052715 tantalum Inorganic materials 0.000 description 3
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000000460 chlorine Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 239000003870 refractory metal Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910001316 Ag alloy Inorganic materials 0.000 description 1
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- 229910001182 Mo alloy Inorganic materials 0.000 description 1
- 206010034972 Photosensitivity reaction Diseases 0.000 description 1
- 229910004205 SiNX Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- DNAUJKZXPLKYLD-UHFFFAOYSA-N alumane;molybdenum Chemical compound [AlH3].[Mo].[Mo] DNAUJKZXPLKYLD-UHFFFAOYSA-N 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 229910052801 chlorine Inorganic materials 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- QDOXWKRWXJOMAK-UHFFFAOYSA-N dichromium trioxide Chemical compound O=[Cr]O[Cr]=O QDOXWKRWXJOMAK-UHFFFAOYSA-N 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 238000005192 partition Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 230000036211 photosensitivity Effects 0.000 description 1
- 230000010287 polarization Effects 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1335—Structural association of cells with optical devices, e.g. polarisers or reflectors
- G02F1/133509—Filters, e.g. light shielding masks
- G02F1/133512—Light shielding layers, e.g. black matrix
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
- G02F1/134345—Subdivided pixels, e.g. for grey scale or redundancy
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136209—Light shielding layers, e.g. black matrix, incorporated in the active matrix substrate, e.g. structurally associated with the switching element
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/13624—Active matrix addressed cells having more than one switching element per pixel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1218—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or structure of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1255—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs integrated with passive devices, e.g. auxiliary capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78633—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with a light shield
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78663—Amorphous silicon transistors
- H01L29/78669—Amorphous silicon transistors with inverted-type structure, e.g. with bottom gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78678—Polycrystalline or microcrystalline silicon transistor with inverted-type structure, e.g. with bottom gate
Definitions
- Embodiments of the present invention generally relate to a thin-film transistor (TFT) panel, and more particularly, to a TFT panel structured to prevent the deterioration of image quality due to the luminance change of backlight.
- TFT thin-film transistor
- FPDs flat panel displays
- PDPs plasma display panels
- PLCs plasma address liquid crystal display panels
- LCDs liquid crystal displays
- OLEDs organic light emitting diodes
- an LCD is one of the most widely used types of FPDs.
- an LCD includes a pair of display panels having electrodes and a liquid crystal layer interposed between the display panels.
- voltages are applied to electrodes to generate an electric field. Accordingly, the alignment of liquid crystal molecules of a liquid crystal layer is determined, and polarization of incident light is controlled. As a result, a desired image is displayed on the LCD.
- a TFT panel having a TFT array is fabricated by a process using, typically, three to five masks.
- a semiconductor layer, a source electrode, a drain electrode, and a data electrode overlap each other and have the same shape.
- the semiconductor layer tends to become conductive when exposed to light from a backlight assembly, thereby forming a capacitor with a neighboring conductor.
- the backlight assembly is repeatedly powered on and off. Accordingly, the semiconductor layer repeatedly changes between a conductor and a nonconductor. This causes coupling between the pixel electrode and the semiconductor layer, which, in turn, deteriorates image quality.
- AC alternating current
- Embodiments of the present invention provide a thin-film transistor (TFT) panel structured to prevent the deterioration of image quality due to the luminance change of backlight.
- TFT thin-film transistor
- a TFT panel including: an insulating substrate; a first gate line and a first data line which are formed on the insulating substrate to be insulated from each other and cross each other; a first subpixel electrode which is formed on the insulating substrate and connected to the first gate line and the first data line by a first TFT; a second subpixel electrode which is formed on the insulating substrate and separated from the first subpixel electrode; a connecting electrode which is directly connected to any one of the first and second subpixel electrodes and capacitively coupled to the other one of the first and second subpixel electrodes; a semiconductor pattern which is formed between the connecting electrode and the insulating substrate; and a light-shielding pattern which is formed between the semiconductor pattern and the insulating substrate, is overlapped by the connecting electrode, and blocks light.
- a TFT panel including: an insulating substrate; a gate line and a data line which are formed on the insulating substrate to be insulated from each other and cross each other; a pixel electrode which is formed on the insulating substrate and connected to the gate line and the data line by a TFT; a connecting electrode which connects the TFT to the pixel electrode; a semiconductor pattern which is formed between the connecting electrode and the insulating substrate; and a light-shielding pattern which is formed between the semiconductor pattern and the insulating substrate, is overlapped by the connecting electrode, and blocks light.
- FIG. 1 is a layout diagram of a display device including a thin-film transistor (TFT) panel according to a first embodiment of the present invention
- FIG. 2 is a cross-sectional view of the display device taken along the line I-II′ of FIG. 1 according to an embodiment
- FIGS. 3 through 12 are cross-sectional views for sequentially explaining processes included in a method of fabricating the TFT panel according to the first embodiment of the present invention
- FIG. 13 is a layout diagram of a TFT panel according to a second embodiment of the present invention.
- FIG. 14 is a layout diagram of a TFT panel according to a third embodiment of the present invention.
- FIG. 15 is a layout diagram of a TFT panel according to a fourth embodiment of the present invention.
- FIG. 16 is a layout diagram of a TFT panel according to a fifth embodiment of the present invention.
- FIG. 1 is a layout diagram of a display device including the TFT panel 100 according to the first embodiment of the present invention.
- FIG. 2 is a cross-sectional view of the display device taken along the line I-II′ of FIG. 1 according to an embodiment.
- a gate line 22 is formed on a first insulating substrate 10 , which may be made of transparent glass.
- the gate line 22 generally extends in a horizontal direction and delivers a gate signal.
- One gate line 22 is allocated to each pixel.
- a first gate electrode 26 a and a second gate electrode 26 b protrude from the gate line 22 .
- the first gate electrode 26 a and the second gate electrode 26 b form respective gate terminals of a first TFT Q 1 and a second TFT Q 2 , respectively.
- the gate line 22 and the first and second gate electrodes 26 a and 26 b are referred to as gate wirings.
- the gate wirings may be formed of aluminum (Al)-based metal, such as aluminum and an aluminum alloy, silver (Ag)-based metal, such as silver and a silver alloy, copper (Cu)-based metal such as copper and a copper alloy, molybdenum (Mo)-based metal, such as molybdenum and a molybdenum alloy, chrome (Cr), titanium (Ti) or tantalum (Ta).
- Al aluminum
- Al aluminum
- Ag silver
- Cu copper
- Mo molybdenum
- Mo molybdenum and a molybdenum alloy
- Cr chrome
- Ti titanium
- Ta tantalum
- the gate wirings may have a multi-film structure composed of two conductive films (not shown) with different physical characteristics.
- One of the two conductive films may be formed of metal with low resistivity, such as aluminum-based metal, silver-based metal or copper-based metal, in order to reduce a signal delay or a voltage drop of the gate wirings.
- the other one of the conductive films may be formed of a different material, in particular, a material having superior contact characteristics with indium tin oxide (ITO) and indium zinc oxide (IZO), such as molybdenum-based metal, chrome, titanium, or tantalum.
- ITO indium tin oxide
- IZO indium zinc oxide
- Examples of multi-film structures include a chrome lower film and an aluminum upper film and an aluminum lower film and a molybdenum upper film.
- embodiments of the present invention are not limited thereto.
- the gate wirings may be formed of various metals and conductors.
- a light-shielding pattern 27 is formed on the first insulating substrate 10 .
- the light-shielding pattern 27 blocks light emitted from a backlight assembly (not shown), which is disposed under the TFT panel 100 .
- the light-shielding pattern 27 may be formed in the same plane as the gate line 22 .
- the light-shielding pattern 27 and the gate line 22 may be formed of the same material by the same process. The light-shielding pattern 27 will be described in more detail below.
- a gate insulating film 30 which may be made of silicon nitride (SiNx), is disposed on the gate line 22 and the light-shielding pattern 27 .
- a first active layer (not shown) and a second active layer 41 b are disposed on the gate insulating film 30 and are made of hydrogenated amorphous silicon or polycrystalline silicon.
- the first active layer (not shown) and the second active layer 41 b overlap the first gate electrode 26 a and the second gate electrode 26 b, respectively.
- Ohmic contact layers 55 b and 56 b are disposed on the first active layer (not shown) and the second active layer 41 b and may be made of a material such as silicide or n+ hydrogenated amorphous silicon doped with n-type impurities in high concentration.
- the ohmic contact layers 55 b and 56 b form a pair and are disposed accordingly on the first active layer (not shown) and the second active layer 41 b.
- a first data line 62 a and a second data line 62 b and a first drain electrode 66 a and a second drain electrode 66 b, which correspond to the first and second data lines 62 a and 62 b, respectively, are formed on the ohmic contact layers 55 b and 56 b.
- the first data line 62 a and the second data line 62 b extend in a vertical direction to be parallel to each other and cross the gate line 22 .
- the first and second data lines 62 a and 62 b deliver data voltages to a first subpixel electrode 82 a and a second subpixel electrode 82 b.
- the gate line 22 is insulated from the first and second data lines 62 a and 62 b by the gate insulating film 30 .
- First and second source electrodes 65 a and 65 b branch off from the first and second data lines 62 a and 62 b, respectively.
- the first and second data lines 62 a and 62 b, the first and second source electrodes 65 a and 65 b, and the first and second drain electrodes 66 a and 66 b are referred to as data wirings.
- the data wirings may be made of chrome, molybdenum-based metal, or refractory metal such as tantalum or titanium.
- the data wirings may have a multi-film structure (not shown) composed of a lower film (not shown), which is made of refractory metal, and an upper film (not shown), which is made of a material with low resistivity and is disposed on the lower film.
- multi-film structures include a chrome lower film and an aluminum upper film and an aluminum lower film and a molybdenum upper film.
- the multi-film structure may be a three-film structure having molybdenum-aluminum-molybdenum films.
- the data wirings overlap a semiconductor pattern 42 .
- the semiconductor pattern 42 may be made of hydrogenated amorphous silicon or polycrystalline silicon. Portions of the semiconductor pattern 42 form the first active layer (not shown) and the second active layer 41 b described above.
- the first active layer (not shown) is overlapped by the first source electrode 65 a and the first drain electrode 66 a and forms a channel between the first source electrode 65 a and the first drain electrode 66 a.
- the second active layer 41 b is overlapped by the second source electrode 65 b and the second drain electrode 66 b and forms a channel between the second source electrode 65 b and the second drain electrode 66 b.
- a passivation layer 70 is formed on the data wirings and exposed portions of the first active layer (not shown) and the second active layer 41 b.
- the passivation layer 70 may be made of an inorganic material such as silicon nitride or silicon oxide, an organic material having photosensitivity and superior planarization characteristics, or a low-k dielectric material formed by plasma enhanced chemical vapor deposition (PECVD), such as a-Si:C:O or a-Si:O:F.
- PECVD plasma enhanced chemical vapor deposition
- the passivation layer 70 may be composed of a lower inorganic film and an upper organic film in order to protect the exposed portions of the first active layer (not shown) and the second active layer 41 b while taking advantage of the superior characteristics of the organic film.
- a red, green or blue color filter layer may be used as the passivation layer 70 .
- a first subpixel electrode 82 a and a second subpixel electrode 82 b which are made of transparent electrodes such as ITO or IZO, are disposed on the passivation layer 70 .
- the first subpixel electrode 82 a is connected to the gate line 22 and the first data line 62 a by the first TFT Q 1 and receives a first data voltage.
- the second subpixel electrode 82 b is connected to the gate line 22 and the second data line 62 b by the second TFT Q 2 and receives a second data voltage.
- the first data voltage may be relatively lower than a common voltage
- the second data voltage may be relatively higher than the common voltage.
- the second subpixel electrode 82 b may be shaped like a “V” rotated 90 degrees in a counter-clockwise direction.
- the second subpixel electrode 82 b may be surrounded by the first subpixel electrode 82 a.
- the first subpixel electrode 82 a is separated from the second subpixel electrode 82 b by a slit pattern 84 .
- the slit pattern 84 may be approximately 45 or ⁇ 45 degrees with respect to the gate line 22 .
- the second subpixel electrode 82 b may be connected to the second TFT Q 2 by a connecting electrode.
- An end of the connecting electrode is connected to the second subpixel electrode 82 b by the contact hole 76 b, and the other end thereof forms the second drain electrode 66 b of the second TFT Q 2 . That is, the connecting electrode and the second drain electrode 66 b may be formed as a single body.
- the connecting electrode may be understood to be a separate electrode, it may be substantially the same electrode as the second drain electrode 66 b as shown in the embodiments of FIGS. 1 and 2 .
- the connecting electrode is directly connected to the second subpixel electrode 82 b.
- the connecting electrode and the first subpixel electrode 82 a overlap each other and thus are capacitively coupled to each other.
- the semiconductor pattern 42 is formed between the connecting electrode and the first insulating substrate 10 .
- the light-shielding pattern 27 is formed between the semiconductor pattern 42 and the first insulating substrate 10 . That is, the light-shielding pattern 27 may be overlapped by the connecting electrode and may be formed in a region overlapped by the first subpixel electrode 82 a. The light-shielding pattern 27 may not be formed under a portion of the connecting electrode which is not overlapped by the first subpixel electrode 82 a.
- the light-shielding pattern 27 may be approximately 0 to 10 ⁇ m wider than the semiconductor pattern 42 .
- the light-shielding pattern 27 may float, or a direct current (DC) voltage may be applied to the light-shielding pattern 27 . If the light-shielding pattern 27 floats or if the DC voltage is applied to the light-shielding pattern 27 , a voltage charged in the first subpixel electrode 82 a, which overlaps the light-shielding pattern 27 , may be maintained at a predetermined level.
- DC direct current
- the light-shielding pattern 27 Since the light-shielding pattern 27 is formed in a region overlapped by the connecting electrode, it may prevent the semiconductor pattern 42 from becoming conductive due to light emitted from the backlight assembly (not shown). Without the light-shielding pattern 27 , light emitted from the backlight assembly may cause the semiconductor pattern 42 to become conductive. In this case, if power supplied to the backlight assembly is alternating current (AC) power, the backlight assembly may emit light with different luminance values. Accordingly, the semiconductor pattern 42 may repeatedly change between a conductor and a nonconductor.
- the first subpixel electrode 82 a and the semiconductor pattern 42 are capacitively coupled to each other.
- the capacitance between the semiconductor pattern 42 and the first subpixel electrode 82 a may change, thereby affecting the first and second subpixel electrodes 82 a and 82 b. Consequently, image quality defects may be generated.
- a transmission loss can be reduced to less than 1.5%.
- the variation in the voltage of the first and second subpixel electrodes 82 a and 82 b due to backlight is approximately 48 mV.
- the variation in the voltage of the first and second subpixel electrodes 82 a and 82 b is almost 0 mV.
- a black matrix 94 for preventing leakage of light and defining a pixel region is formed on a second insulating substrate 90 , which may be made of transparent glass.
- the black matrix 94 may be disposed in a region defined by the gate line 22 , the first and second data lines 62 a and 62 b, and a TFT.
- the black matrix 94 may made of metal (metal oxide), such as chrome or chrome oxide, or organic black resist.
- red, green and blue color filters 92 may be sequentially arranged in the pixel region between the black matrices 94 .
- An overcoat layer 95 may be formed on the color filters 92 to planarize their step heights.
- a common electrode 91 is disposed on the overcoat layer 95 and may be made of a transparent conductive material such as ITO or IZO.
- the common electrode 91 faces the first and second subpixel electrodes 82 a and 82 b, and a liquid crystal layer 300 is interposed between the common electrode 91 and the first and second subpixel electrodes 82 a and 82 b.
- the TFT panel 100 and the upper panel 200 structured as described above are aligned and coupled to each other and if the liquid crystal layer 300 is formed between the TFT panel 100 and the upper panel 200 by injecting a liquid crystal material therebetween, the basic structure of the display device is completed.
- FIGS. 3 through 12 are cross-sectional views for sequentially explaining processes included in the method of fabricating the TFT panel 100 according to the first embodiment of the present invention.
- a gate conductive layer is stacked on the first insulating substrate 10 and then patterned to form the gate line 22 , the first gate electrode 26 a, the second gate electrode 26 b, and the light-shielding pattern 27 .
- the gate conductive layer may be dry-etched or wet-etched.
- the gate insulating film 30 , a semiconductor layer 40 , and an ohmic contact material layer 50 are sequentially stacked on the gate line 22 , the first gate electrode 26 a, the second gate electrode 26 b, and the light-shielding pattern 27 .
- the gate insulating film 30 , the semiconductor layer 40 , and the ohmic contact material layer 50 may be successively deposited by CVD.
- a data conductive layer 60 is formed on the ohmic contact material layer 50 by, e.g., sputtering, and then coated with photoresist 110 .
- the photoresist 110 may be exposed to light using a mask and then developed to form photoresist patterns 112 and 114 .
- the photoresist pattern 114 disposed in a channel region C of a TFT is formed thinner than the photoresist pattern 112 disposed in a data wiring region A. All photoresist 110 in a region B excluding the channel region C and the data wiring region A is removed.
- a ratio of a thickness of the photoresist pattern 114 remaining in the channel region C to a thickness of the photoresist pattern 112 remaining in the data wiring region A may vary according to processing conditions of an etching process which will be described later.
- the data conductive layer 60 is etched using the photoresist patterns 112 and 114 as an etch mask.
- the data conductive layer 60 may be dry-etched or wet-etched.
- the data wirings are formed. In this case, since the channel region C is not etched, the data wirings are not separated into a source electrode and a drain electrode.
- the ohmic contact material layer 50 and the semiconductor layer 40 may be patterned by a dry etching process using the photoresist patterns 112 and 114 as an etch mask.
- the ohmic contact material layer 50 and the semiconductor layer 40 are patterned such that they are etched simultaneously while the gate insulating film 30 is not etched.
- the photoresist patterns 112 and 114 are etched back to remove the photoresist pattern 114 in the channel region C. Then, the photoresist 110 remaining on a surface of a source/drain conductive film pattern 64 in the channel region C may be removed by an ashing process, for example.
- the source/drain conductive film pattern 64 in the channel region C may be removed by the dry-etching process.
- a chlorine (Cl)-based etching gas may be used.
- the ohmic contact material layer 50 in the channel region C may be removed by the dry-etching process.
- the second source electrode 65 b and the second drain electrode 66 b are separated from each other, thereby completing the data wirings and the ohmic contact layers 55 b and 56 b under the second source electrode 65 b and the second drain electrode 66 b, respectively.
- the photoresist pattern 112 remaining on the data wiring is removed.
- the passivation layer 70 is formed on the resultant structure of FIG. 10 .
- the passivation layer 70 is etched to form the contact hole 76 b.
- a transparent conductor such as ITO or IZO, is deposited on the passivation layer 70 , and photolithography may be performed on the transparent conductor to form the first and second subpixel electrodes 82 a and 82 b.
- the method of fabricating the TFT panel 100 according to the first embodiment of the present invention may also be applied to an array-on-color filter (AOC) structure in which a TFT array is formed on a color filter.
- AOC array-on-color filter
- FIG. 13 is a layout diagram of the TFT panel according to the second embodiment of the present invention.
- elements substantially identical to those of the first embodiment are indicated by like reference numerals, and thus their description will be omitted.
- a second decoupling electrode 25 b is formed between a second subpixel electrode 82 b, to which a relatively high voltage is applied, and a first data line 62 a, and a first decoupling electrode 25 a is formed between the second subpixel electrode 82 b and a second data line 62 b.
- a decoupling line 24 extends across a first subpixel electrode 82 a and the second subpixel electrode 82 b to be substantially parallel to a gate line 22 .
- the decoupling line 24 delivers a decoupling voltage to each of the first and second decoupling electrodes 25 a and 25 b.
- the decoupling voltage may be a common voltage.
- the first decoupling electrode 25 a and the second decoupling electrode 25 b prevent coupling between the second subpixel electrode 82 b and the first and second data lines 62 a and 62 b.
- the first and second decoupling electrodes 25 a and 25 b are disposed between the second subpixel electrode 82 b and the first and second data lines 62 a and 62 b to be parallel to the first and second data lines 62 a and 62 b.
- the second subpixel electrode 82 b may receive a relatively higher voltage than a voltage applied to the first subpixel electrode 82 a and represent a high gray-level region of a pixel.
- the effect of the high gray-level region on luminance is relatively great.
- the first and second decoupling electrodes 25 a and 25 b may be formed to prevent the coupling between the second subpixel electrode 82 b and the first and second data lines 62 a and 62 b.
- the first and second decoupling electrodes 25 a and 25 b may also prevent leakage of light between the first subpixel electrode 82 a, the second subpixel electrode 82 b, the first data line 62 a, and the second data line 62 b.
- the first and second decoupling electrodes 25 a and 25 b may partially overlap the first subpixel electrode 82 a, the second subpixel electrode 82 b, the first data line 62 a, or the second data line 62 b.
- the first and second decoupling electrodes 25 a and 25 b may be formed to overlap the first and second data lines 62 a and 62 b in order to prevent the semiconductor pattern 42 from becoming conductive due to light.
- the first and second decoupling electrodes 25 a and 25 b may be formed together in the same plane as the gate line 22 .
- the first and second decoupling electrode 25 a and 25 b may reduce the difference between the coupling capacitance of the second subpixel electrode 82 b and the first data line 62 a and that of the second subpixel electrode 82 b and the second data line 62 b.
- FIG. 14 is a layout diagram of the TFT panel according to the third embodiment of the present invention.
- elements substantially identical to those of the first embodiment are indicated by like reference numerals, and thus their description will be omitted.
- a first subpixel electrode 82 a and a second subpixel electrode 82 b are capacitively coupled to each other.
- a gate line 122 is formed on a first insulating substrate made of transparent glass and generally extends in the horizontal direction.
- One gate line 122 is allocated to each pixel, and a gate electrode 126 protrudes from the gate line 122 .
- a data line 162 is insulated from the gate line 122 and generally extends in the vertical direction.
- a TFT Q is formed in the gate line 122 and the data line 162 .
- the TFT Q includes the gate electrode 126 , a source electrode 165 , and a drain electrode 166 as its three terminals.
- the drain electrode 166 is connected to the second subpixel electrode 82 b by a first contact hole 176 a.
- the first subpixel electrode 82 a is separated from the second subpixel electrode 82 b by a slit pattern 84 (i.e., a domain partition portion).
- a slit pattern 84 i.e., a domain partition portion.
- the second subpixel electrode 82 b is connected to the TFT Q and receives a data voltage directly from the TFT Q.
- the first subpixel electrode 82 a receives a lower voltage than the voltage applied to the second subpixel electrode 82 b due to a coupling capacitor of the second subpixel electrode 82 b and a connecting electrode 67 .
- the first and second subpixel electrodes 82 a and 82 b are coupled to each other to act. That is, the connecting electrode 67 , which is connected to the first subpixel electrode 82 a, and the second subpixel electrode 82 b are insulated from each other by a dielectric substance therebetween and overlap each other to form a “coupling capacitor.” Therefore, when a data voltage is applied to the second subpixel electrode 82 b, a voltage lower than the data voltage applied to the second subpixel electrode 82 b is applied to the first subpixel electrode 82 a.
- the connecting electrode 67 is not necessarily connected to the second subpixel electrode 82 b That is, the connecting electrode 67 may also be connected to the first subpixel electrode 82 a.
- the connecting electrode 67 which is connected to the first subpixel electrode 82 a, and the second subpixel electrode 82 b overlap each other to form a “coupling capacitor,” if a data voltage is applied to the first subpixel electrode 82 a, a lower voltage than the data voltage applied to the first subpixel electrode 82 a may be applied to the second subpixel electrode 82 b.
- a semiconductor pattern (not shown) is formed under the connecting electrode 67 and data wirings.
- light-shielding patterns 127 a and 127 b may be formed under a semiconductor layer which is overlapped by the connecting electrode 67 and the drain electrode 166 .
- the light-shielding patterns 127 a and 127 b may be formed under the connecting electrode 67 and the drain electrode 166 which is overlapped by the first subpixel electrode 82 a.
- FIG. 15 is a layout diagram of the TFT panel according to the fourth embodiment of the present invention.
- elements substantially identical to those of the first embodiment are indicated by like reference numerals, and thus their description will be omitted.
- the TFT panel according to the fourth embodiment of the present invention includes three TFTs Q 1 through Q 3 and two subpixel electrodes 282 a and 282 b.
- the first TFT Q 1 drives the first subpixel electrode 282 a
- the second TFT Q 2 drives the second subpixel electrode 282 b.
- the third TFT Q 3 is connected to the second subpixel electrode 282 b and a control electrode 267 and thus changes a voltage applied to the second subpixel electrode 282 b.
- the TFT panel includes a first gate line 222 a and a second gate line 222 b which are formed on a first insulating substrate and extend in the horizontal direction to be parallel to each other.
- the TFT panel further includes a data line 262 which crosses the first and second gate lines 222 a and 222 b.
- the first gate line 222 a and the second gate line 222 b include a first gate electrode 226 and a second gate electrode, respectively.
- a first source electrode 265 corresponds to respective input terminals of the first and second TFTs Q 1 and Q 2 .
- the first source electrode 265 branches off from the data line 262 and is disposed on the first gate electrode 226 .
- the first and second TFTs Q 1 and Q 2 are switched on or off by the first gate line 222 a.
- a second source electrode 265 c corresponds to an input terminal of the third TFT Q 3 and is disposed on the second gate line 222 b.
- the second source electrode 265 c is connected to the second subpixel electrode 282 b by a third contact hole 276 c.
- a first drain electrode 266 a is electrically connected to the first subpixel electrode 282 a by a first contact hole 276 a.
- a second drain electrode 266 b is electrically connected to the second subpixel electrode 282 b by a second contact hole 276 b.
- a third drain electrode 266 c is connected to the control electrode 267 .
- the control electrode 267 overlaps a storage line 228 to form a control capacitor.
- the storage line 228 extends parallel to the first and second gate lines 222 a and 222 b.
- the control electrode 267 and the storage line 228 may be overlapped by a black matrix (not shown).
- the control electrode 267 may be formed in the same plane and at the same time as the first and second drain electrodes 266 a and 266 b.
- the storage line 228 may be formed in the same plane and at the same time as the first and second gate lines 222 a and 222 b.
- the first and second subpixel electrodes 282 a and 282 b are separated from each other by a slit pattern 273 which is a domain formation portion.
- the domain formation portion is not limited to the slit pattern 273 and may be a protrusion pattern.
- a pixel includes the first and second gate lines 222 a and 222 b which extend parallel to each other and the data line 272 which crosses the first and second gate lines 222 a and 222 b.
- the pixel includes three TFTs Q 1 through Q 3 .
- the first gate electrode 226 of the first and second TFTs Q 1 and Q 2 is connected to the first gate line 222 a, and the third TFT Q 3 is formed on the second gate line 222 b.
- the second gate line 222 b may be formed as a separate, independent line or may be connected to a gate electrode of a first TFT (not shown) and a second TFT (not shown) of an adjacent pixel.
- the input terminals of the first and second TFTs Q 1 and Q 2 are connected to the data line 262
- the input terminal of the third TFT Q 3 is connected to an output terminal of the second TFT Q 2
- the output terminals of the first and second TFTs Q 1 and Q 2 are connected respectively to the first and second subpixel electrodes 282 a and 282 b to apply predetermined voltages to a liquid crystal layer. That is, the first TFT Q 1 is connected to the first subpixel electrode 282 a to form a first liquid crystal capacitor, and the second TFT Q 2 is connected to the second subpixel electrode 282 b to form a second liquid crystal capacitor.
- the input terminal of the third TFT Q 3 is connected to the second subpixel electrode 282 b which is the output terminal of the second TF Q 2 , and the output terminal thereof is connected to the control electrode 267 to form a control capacitor together with the storage line 228 .
- a common voltage may be applied to the storage line 228 .
- a decoupling electrode 223 may be formed to prevent the coupling between the first or second subpixel electrode 282 a or 282 b and the data line 262 .
- the decoupling electrode 223 may partially overlap the first or second subpixel electrode 282 a or 282 b to function as a storage electrode.
- Light-shielding patterns 227 a and 227 b may be formed under the second drain electrode 266 b and the second source electrode 265 c, respectively.
- the light-shielding patterns 227 a and 227 b may be formed in the same plane as the first and second gate lines 222 a and 222 b and block light.
- the light-shielding pattern 227 a is formed in a region where the second drain electrode 266 b is overlapped by the first subpixel electrode 282 a and in a region where the second source electrode 265 c is overlapped by the first subpixel electrode 282 a.
- the light-shielding pattern 227 b may be connected to the storage line 228 or may float.
- the first and second TFTs Q 1 and Q 2 are turned on. Accordingly, the first and second liquid crystal capacitors are formed between the first and second subpixel electrodes 282 a and 282 b and a common electrode (not shown). Then, when the third TFT Q 3 is turned on, a voltage applied to the second liquid crystal capacitor is changed by the control capacitor. As a result, there occurs a difference between the voltage of the first liquid crystal capacitor and that of the second liquid crystal capacitor.
- FIG. 16 is a layout diagram of the TFT panel according to the fifth embodiment of the present invention.
- elements substantially identical to those of the first embodiment are indicated by like reference numerals, and thus their description will be omitted.
- a pixel includes a TFT Q and a pixel electrode 82 .
- the TFT panel includes a gate line 122 which is formed on a first insulating substrate and extends in the horizontal direction to be parallel to an adjacent gate line.
- the TFT panel further includes a data line 162 crossing the gate line 122 .
- the gate line 122 includes a gate electrode 126 .
- a source electrode 165 corresponds to an input terminal of the TFT Q, branches off from the data line 162 , and is disposed on the gate electrode 126 .
- a drain electrode 166 is electrically connected to the pixel electrode 82 by a contact hole 376 .
- a light-shielding pattern 327 may be formed under the drain electrode 166 .
- the light-shielding pattern 327 and the gate line 122 are formed in the same plane by the same process.
- the light-shielding pattern 327 blocks light.
- the light-shielding pattern 327 is formed in a region where the drain electrode 166 is overlapped by the pixel electrode 82 .
- the light-shielding pattern 327 may float, or a DC voltage may be applied to the light-shielding pattern 327 .
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Nonlinear Science (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- Mathematical Physics (AREA)
- Optics & Photonics (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Liquid Crystal (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
- This application claims priority to and benefit from Korean Patent Application No. 10-2009-0013543 filed on Feb. 18, 2009 in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference in its entirety.
- 1. Technical Field
- Embodiments of the present invention generally relate to a thin-film transistor (TFT) panel, and more particularly, to a TFT panel structured to prevent the deterioration of image quality due to the luminance change of backlight.
- 2. Description of the Related Art
- As modern society becomes more dependent on sophisticated information and communication technology, the market needs for larger and thinner displays are growing. In particular, since conventional cathode ray tubes (CRTs) have failed to fully satisfy these market needs, the demand for flat panel displays (FPDs), such as plasma display panels (PDPs), plasma address liquid crystal display panels (PALCs), liquid crystal displays (LCDs), and organic light emitting diodes (OLEDs), is exploding.
- LCDs are one of the most widely used types of FPDs. Generally, an LCD includes a pair of display panels having electrodes and a liquid crystal layer interposed between the display panels. In an LCD, voltages are applied to electrodes to generate an electric field. Accordingly, the alignment of liquid crystal molecules of a liquid crystal layer is determined, and polarization of incident light is controlled. As a result, a desired image is displayed on the LCD.
- A TFT panel having a TFT array is fabricated by a process using, typically, three to five masks. In a TFT panel fabricated by a process using four masks, a semiconductor layer, a source electrode, a drain electrode, and a data electrode overlap each other and have the same shape.
- Here, the semiconductor layer tends to become conductive when exposed to light from a backlight assembly, thereby forming a capacitor with a neighboring conductor.
- In particular, if an alternating current (AC) voltage is applied to the backlight assembly, the backlight assembly is repeatedly powered on and off. Accordingly, the semiconductor layer repeatedly changes between a conductor and a nonconductor. This causes coupling between the pixel electrode and the semiconductor layer, which, in turn, deteriorates image quality.
- Embodiments of the present invention provide a thin-film transistor (TFT) panel structured to prevent the deterioration of image quality due to the luminance change of backlight.
- However, embodiments of the present invention are not restricted to the ones set forth herein. The above and other aspects of the embodiments of the present invention will become more apparent to one of ordinary skill in the art to which the present disclosure pertains by referencing the detailed description of the present disclosure given below.
- According to an embodiment of the present invention, there is provided a TFT panel including: an insulating substrate; a first gate line and a first data line which are formed on the insulating substrate to be insulated from each other and cross each other; a first subpixel electrode which is formed on the insulating substrate and connected to the first gate line and the first data line by a first TFT; a second subpixel electrode which is formed on the insulating substrate and separated from the first subpixel electrode; a connecting electrode which is directly connected to any one of the first and second subpixel electrodes and capacitively coupled to the other one of the first and second subpixel electrodes; a semiconductor pattern which is formed between the connecting electrode and the insulating substrate; and a light-shielding pattern which is formed between the semiconductor pattern and the insulating substrate, is overlapped by the connecting electrode, and blocks light.
- According to another embodiment of the present invention, there is provided a TFT panel including: an insulating substrate; a gate line and a data line which are formed on the insulating substrate to be insulated from each other and cross each other; a pixel electrode which is formed on the insulating substrate and connected to the gate line and the data line by a TFT; a connecting electrode which connects the TFT to the pixel electrode; a semiconductor pattern which is formed between the connecting electrode and the insulating substrate; and a light-shielding pattern which is formed between the semiconductor pattern and the insulating substrate, is overlapped by the connecting electrode, and blocks light.
- The above and other aspects and features of the present disclosure will become more apparent by describing in detail exemplary embodiments thereof with reference to the attached drawings, in which:
-
FIG. 1 is a layout diagram of a display device including a thin-film transistor (TFT) panel according to a first embodiment of the present invention; -
FIG. 2 is a cross-sectional view of the display device taken along the line I-II′ ofFIG. 1 according to an embodiment; -
FIGS. 3 through 12 are cross-sectional views for sequentially explaining processes included in a method of fabricating the TFT panel according to the first embodiment of the present invention; -
FIG. 13 is a layout diagram of a TFT panel according to a second embodiment of the present invention; -
FIG. 14 is a layout diagram of a TFT panel according to a third embodiment of the present invention; -
FIG. 15 is a layout diagram of a TFT panel according to a fourth embodiment of the present invention; and -
FIG. 16 is a layout diagram of a TFT panel according to a fifth embodiment of the present invention. - Advantages and features of the present disclosure and methods of accomplishing the same may be understood more readily by reference to the following detailed description of exemplary embodiments and the accompanying drawings. The present disclosure may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete and will fully convey the concept of the disclosure to those skilled in the art, and the present disclosure will only be defined by the appended claims.
- Spatially relative terms, such as “below”, “beneath”, “lower”, “above”, “upper”, and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. Like reference numerals refer to like elements throughout the specification.
- Hereinafter, a thin-film transistor (TFT)
panel 100 according to a first embodiment of the present invention will be described in detail with reference toFIGS. 1 through 2 .FIG. 1 is a layout diagram of a display device including theTFT panel 100 according to the first embodiment of the present invention.FIG. 2 is a cross-sectional view of the display device taken along the line I-II′ ofFIG. 1 according to an embodiment. - Referring to
FIGS. 1 and 2 , agate line 22 is formed on a firstinsulating substrate 10, which may be made of transparent glass. Thegate line 22 generally extends in a horizontal direction and delivers a gate signal. Onegate line 22 is allocated to each pixel. Afirst gate electrode 26 a and asecond gate electrode 26 b protrude from thegate line 22. Thefirst gate electrode 26 a and thesecond gate electrode 26 b form respective gate terminals of a first TFT Q1 and a second TFT Q2, respectively. Thegate line 22 and the first andsecond gate electrodes - The gate wirings may be formed of aluminum (Al)-based metal, such as aluminum and an aluminum alloy, silver (Ag)-based metal, such as silver and a silver alloy, copper (Cu)-based metal such as copper and a copper alloy, molybdenum (Mo)-based metal, such as molybdenum and a molybdenum alloy, chrome (Cr), titanium (Ti) or tantalum (Ta).
- In addition, the gate wirings may have a multi-film structure composed of two conductive films (not shown) with different physical characteristics. One of the two conductive films may be formed of metal with low resistivity, such as aluminum-based metal, silver-based metal or copper-based metal, in order to reduce a signal delay or a voltage drop of the gate wirings. The other one of the conductive films may be formed of a different material, in particular, a material having superior contact characteristics with indium tin oxide (ITO) and indium zinc oxide (IZO), such as molybdenum-based metal, chrome, titanium, or tantalum. Examples of multi-film structures include a chrome lower film and an aluminum upper film and an aluminum lower film and a molybdenum upper film. However, embodiments of the present invention are not limited thereto. The gate wirings may be formed of various metals and conductors.
- A light-
shielding pattern 27 is formed on the firstinsulating substrate 10. The light-shielding pattern 27 blocks light emitted from a backlight assembly (not shown), which is disposed under theTFT panel 100. The light-shielding pattern 27 may be formed in the same plane as thegate line 22. In addition, the light-shielding pattern 27 and thegate line 22 may be formed of the same material by the same process. The light-shielding pattern 27 will be described in more detail below. - A
gate insulating film 30, which may be made of silicon nitride (SiNx), is disposed on thegate line 22 and the light-shielding pattern 27. - A first active layer (not shown) and a second
active layer 41 b are disposed on thegate insulating film 30 and are made of hydrogenated amorphous silicon or polycrystalline silicon. The first active layer (not shown) and the secondactive layer 41 b overlap thefirst gate electrode 26 a and thesecond gate electrode 26 b, respectively. - Ohmic contact layers 55 b and 56 b are disposed on the first active layer (not shown) and the second
active layer 41 b and may be made of a material such as silicide or n+ hydrogenated amorphous silicon doped with n-type impurities in high concentration. The ohmic contact layers 55 b and 56 b form a pair and are disposed accordingly on the first active layer (not shown) and the secondactive layer 41 b. - A
first data line 62 a and asecond data line 62 b and afirst drain electrode 66 a and asecond drain electrode 66 b, which correspond to the first and second data lines 62 a and 62 b, respectively, are formed on the ohmic contact layers 55 b and 56 b. - The
first data line 62 a and thesecond data line 62 b extend in a vertical direction to be parallel to each other and cross thegate line 22. The first and second data lines 62 a and 62 b deliver data voltages to afirst subpixel electrode 82 a and asecond subpixel electrode 82 b. Thegate line 22 is insulated from the first and second data lines 62 a and 62 b by thegate insulating film 30. - First and
second source electrodes second source electrodes second drain electrodes - The data wirings may be made of chrome, molybdenum-based metal, or refractory metal such as tantalum or titanium. In addition, the data wirings may have a multi-film structure (not shown) composed of a lower film (not shown), which is made of refractory metal, and an upper film (not shown), which is made of a material with low resistivity and is disposed on the lower film. Examples of multi-film structures include a chrome lower film and an aluminum upper film and an aluminum lower film and a molybdenum upper film. Alternatively, the multi-film structure may be a three-film structure having molybdenum-aluminum-molybdenum films.
- The data wirings overlap a
semiconductor pattern 42. Thesemiconductor pattern 42 may be made of hydrogenated amorphous silicon or polycrystalline silicon. Portions of thesemiconductor pattern 42 form the first active layer (not shown) and the secondactive layer 41 b described above. The first active layer (not shown) is overlapped by thefirst source electrode 65 a and thefirst drain electrode 66 a and forms a channel between thefirst source electrode 65 a and thefirst drain electrode 66 a. The secondactive layer 41 b is overlapped by thesecond source electrode 65 b and thesecond drain electrode 66 b and forms a channel between thesecond source electrode 65 b and thesecond drain electrode 66 b. - A
passivation layer 70 is formed on the data wirings and exposed portions of the first active layer (not shown) and the secondactive layer 41 b. Thepassivation layer 70 may be made of an inorganic material such as silicon nitride or silicon oxide, an organic material having photosensitivity and superior planarization characteristics, or a low-k dielectric material formed by plasma enhanced chemical vapor deposition (PECVD), such as a-Si:C:O or a-Si:O:F. Thepassivation layer 70 may be composed of a lower inorganic film and an upper organic film in order to protect the exposed portions of the first active layer (not shown) and the secondactive layer 41 b while taking advantage of the superior characteristics of the organic film. Furthermore, a red, green or blue color filter layer may be used as thepassivation layer 70. - Contact holes 76 a and 76 b are formed in the
passivation layer 70. Afirst subpixel electrode 82 a and asecond subpixel electrode 82 b, which are made of transparent electrodes such as ITO or IZO, are disposed on thepassivation layer 70. - The
first subpixel electrode 82 a is connected to thegate line 22 and thefirst data line 62 a by the first TFT Q1 and receives a first data voltage. Thesecond subpixel electrode 82 b is connected to thegate line 22 and thesecond data line 62 b by the second TFT Q2 and receives a second data voltage. Here, the first data voltage may be relatively lower than a common voltage, and the second data voltage may be relatively higher than the common voltage. - The
second subpixel electrode 82 b may be shaped like a “V” rotated 90 degrees in a counter-clockwise direction. Thesecond subpixel electrode 82 b may be surrounded by thefirst subpixel electrode 82 a. Thefirst subpixel electrode 82 a is separated from thesecond subpixel electrode 82 b by aslit pattern 84. Theslit pattern 84 may be approximately 45 or −45 degrees with respect to thegate line 22. - The
second subpixel electrode 82 b may be connected to the second TFT Q2 by a connecting electrode. An end of the connecting electrode is connected to thesecond subpixel electrode 82 b by thecontact hole 76 b, and the other end thereof forms thesecond drain electrode 66 b of the second TFT Q2. That is, the connecting electrode and thesecond drain electrode 66 b may be formed as a single body. Thus, while the connecting electrode may be understood to be a separate electrode, it may be substantially the same electrode as thesecond drain electrode 66 b as shown in the embodiments ofFIGS. 1 and 2 . - The connecting electrode is directly connected to the
second subpixel electrode 82 b. In addition, the connecting electrode and thefirst subpixel electrode 82 a overlap each other and thus are capacitively coupled to each other. Thesemiconductor pattern 42 is formed between the connecting electrode and the first insulatingsubstrate 10. Also, the light-shieldingpattern 27 is formed between thesemiconductor pattern 42 and the first insulatingsubstrate 10. That is, the light-shieldingpattern 27 may be overlapped by the connecting electrode and may be formed in a region overlapped by thefirst subpixel electrode 82 a. The light-shieldingpattern 27 may not be formed under a portion of the connecting electrode which is not overlapped by thefirst subpixel electrode 82 a. The light-shieldingpattern 27 may be approximately 0 to 10 μm wider than thesemiconductor pattern 42. - The light-shielding
pattern 27 may float, or a direct current (DC) voltage may be applied to the light-shieldingpattern 27. If the light-shieldingpattern 27 floats or if the DC voltage is applied to the light-shieldingpattern 27, a voltage charged in thefirst subpixel electrode 82 a, which overlaps the light-shieldingpattern 27, may be maintained at a predetermined level. - Since the light-shielding
pattern 27 is formed in a region overlapped by the connecting electrode, it may prevent thesemiconductor pattern 42 from becoming conductive due to light emitted from the backlight assembly (not shown). Without the light-shieldingpattern 27, light emitted from the backlight assembly may cause thesemiconductor pattern 42 to become conductive. In this case, if power supplied to the backlight assembly is alternating current (AC) power, the backlight assembly may emit light with different luminance values. Accordingly, thesemiconductor pattern 42 may repeatedly change between a conductor and a nonconductor. Here, thefirst subpixel electrode 82 a and thesemiconductor pattern 42 are capacitively coupled to each other. As thesemiconductor pattern 42 repeatedly changes between a conductor and a nonconductor, the capacitance between thesemiconductor pattern 42 and thefirst subpixel electrode 82 a may change, thereby affecting the first andsecond subpixel electrodes - By forming the light-shielding
pattern 27 so that it is not to be overlapped by the first and second data lines 62 a and 62, but is to be overlapped by the connecting electrode, a transmission loss can be reduced to less than 1.5%. - When the light-shielding
pattern 27 is not formed, the variation in the voltage of the first andsecond subpixel electrodes pattern 27 is formed, the variation in the voltage of the first andsecond subpixel electrodes - Hereinafter, an
upper panel 200 will be described in detail according to one or more embodiments. Ablack matrix 94 for preventing leakage of light and defining a pixel region is formed on a second insulatingsubstrate 90, which may be made of transparent glass. Here, theblack matrix 94 may be disposed in a region defined by thegate line 22, the first and second data lines 62 a and 62 b, and a TFT. Theblack matrix 94 may made of metal (metal oxide), such as chrome or chrome oxide, or organic black resist. - In addition, red, green and
blue color filters 92 may be sequentially arranged in the pixel region between theblack matrices 94. - An
overcoat layer 95 may be formed on thecolor filters 92 to planarize their step heights. - A
common electrode 91 is disposed on theovercoat layer 95 and may be made of a transparent conductive material such as ITO or IZO. Thecommon electrode 91 faces the first andsecond subpixel electrodes liquid crystal layer 300 is interposed between thecommon electrode 91 and the first andsecond subpixel electrodes - If the
TFT panel 100 and theupper panel 200 structured as described above according to one or more embodiments are aligned and coupled to each other and if theliquid crystal layer 300 is formed between theTFT panel 100 and theupper panel 200 by injecting a liquid crystal material therebetween, the basic structure of the display device is completed. - Hereinafter, a method of fabricating the
TFT panel 100 according to the first embodiment of the present invention will be described in detail.FIGS. 3 through 12 are cross-sectional views for sequentially explaining processes included in the method of fabricating theTFT panel 100 according to the first embodiment of the present invention. - Referring to
FIGS. 1 and 3 , a gate conductive layer is stacked on the first insulatingsubstrate 10 and then patterned to form thegate line 22, thefirst gate electrode 26 a, thesecond gate electrode 26 b, and the light-shieldingpattern 27. Here, the gate conductive layer may be dry-etched or wet-etched. - Referring to
FIGS. 1 and 4 , thegate insulating film 30, asemiconductor layer 40, and an ohmiccontact material layer 50 are sequentially stacked on thegate line 22, thefirst gate electrode 26 a, thesecond gate electrode 26 b, and the light-shieldingpattern 27. Here, thegate insulating film 30, thesemiconductor layer 40, and the ohmiccontact material layer 50 may be successively deposited by CVD. - Next, a data
conductive layer 60 is formed on the ohmiccontact material layer 50 by, e.g., sputtering, and then coated withphotoresist 110. - Referring to
FIGS. 4 and 5 , thephotoresist 110 may be exposed to light using a mask and then developed to formphotoresist patterns photoresist pattern 114 disposed in a channel region C of a TFT is formed thinner than thephotoresist pattern 112 disposed in a data wiring region A. Allphotoresist 110 in a region B excluding the channel region C and the data wiring region A is removed. A ratio of a thickness of thephotoresist pattern 114 remaining in the channel region C to a thickness of thephotoresist pattern 112 remaining in the data wiring region A may vary according to processing conditions of an etching process which will be described later. - Referring to
FIGS. 5 and 6 , the data conductivelayer 60 is etched using thephotoresist patterns layer 60 may be dry-etched or wet-etched. After the data conductivelayer 60 is etched, the data wirings are formed. In this case, since the channel region C is not etched, the data wirings are not separated into a source electrode and a drain electrode. - Referring to
FIGS. 6 and 7 , the ohmiccontact material layer 50 and thesemiconductor layer 40 may be patterned by a dry etching process using thephotoresist patterns contact material layer 50 and thesemiconductor layer 40 are patterned such that they are etched simultaneously while thegate insulating film 30 is not etched. - Referring to
FIGS. 7 and 8 , thephotoresist patterns photoresist pattern 114 in the channel region C. Then, thephotoresist 110 remaining on a surface of a source/drainconductive film pattern 64 in the channel region C may be removed by an ashing process, for example. - Referring to
FIG. 9 , the source/drainconductive film pattern 64 in the channel region C may be removed by the dry-etching process. Here, a chlorine (Cl)-based etching gas may be used. - Next, the ohmic
contact material layer 50 in the channel region C may be removed by the dry-etching process. As a result, thesecond source electrode 65 b and thesecond drain electrode 66 b are separated from each other, thereby completing the data wirings and the ohmic contact layers 55 b and 56 b under thesecond source electrode 65 b and thesecond drain electrode 66 b, respectively. - Referring to
FIGS. 9 and 10 , thephotoresist pattern 112 remaining on the data wiring is removed. - Referring to
FIGS. 10 and 11 , thepassivation layer 70 is formed on the resultant structure ofFIG. 10 . - Referring to
FIG. 12 , thepassivation layer 70 is etched to form thecontact hole 76 b. - Finally, referring to
FIG. 2 , a transparent conductor, such as ITO or IZO, is deposited on thepassivation layer 70, and photolithography may be performed on the transparent conductor to form the first andsecond subpixel electrodes - The method of fabricating the
TFT panel 100 according to the first embodiment of the present invention may also be applied to an array-on-color filter (AOC) structure in which a TFT array is formed on a color filter. - Hereinafter, a TFT panel according to a second embodiment of the present invention will be described in detail with reference to
FIG. 13 .FIG. 13 is a layout diagram of the TFT panel according to the second embodiment of the present invention. For simplicity, elements substantially identical to those of the first embodiment are indicated by like reference numerals, and thus their description will be omitted. - In the TFT panel according to the second embodiment of the present invention, a
second decoupling electrode 25 b is formed between asecond subpixel electrode 82 b, to which a relatively high voltage is applied, and afirst data line 62 a, and afirst decoupling electrode 25 a is formed between thesecond subpixel electrode 82 b and asecond data line 62 b. - Specifically, a
decoupling line 24 extends across afirst subpixel electrode 82 a and thesecond subpixel electrode 82 b to be substantially parallel to agate line 22. Thedecoupling line 24 delivers a decoupling voltage to each of the first andsecond decoupling electrodes - The
first decoupling electrode 25 a and thesecond decoupling electrode 25 b prevent coupling between thesecond subpixel electrode 82 b and the first and second data lines 62 a and 62 b. The first andsecond decoupling electrodes second subpixel electrode 82 b and the first and second data lines 62 a and 62 b to be parallel to the first and second data lines 62 a and 62 b. - The
second subpixel electrode 82 b may receive a relatively higher voltage than a voltage applied to thefirst subpixel electrode 82 a and represent a high gray-level region of a pixel. Here, the effect of the high gray-level region on luminance is relatively great. Thus, if thesecond subpixel electrode 82 b is coupled to the first and second data lines 62 a and 62 b, it greatly affects the change in luminance. For this reason, the first andsecond decoupling electrodes second subpixel electrode 82 b and the first and second data lines 62 a and 62 b. - The first and
second decoupling electrodes first subpixel electrode 82 a, thesecond subpixel electrode 82 b, thefirst data line 62 a, and thesecond data line 62 b. - The first and
second decoupling electrodes first subpixel electrode 82 a, thesecond subpixel electrode 82 b, thefirst data line 62 a, or thesecond data line 62 b. For example, since asemiconductor pattern 42 is formed between the first and second data lines 62 a and 62 b and a first insulatingsubstrate 10, the first andsecond decoupling electrodes semiconductor pattern 42 from becoming conductive due to light. The first andsecond decoupling electrodes gate line 22. - The first and
second decoupling electrode second subpixel electrode 82 b and thefirst data line 62 a and that of thesecond subpixel electrode 82 b and thesecond data line 62 b. - Hereinafter, a TFT panel according to a third embodiment of the present invention will be described in detail with reference to
FIG. 14 .FIG. 14 is a layout diagram of the TFT panel according to the third embodiment of the present invention. For simplicity, elements substantially identical to those of the first embodiment are indicated by like reference numerals, and thus their description will be omitted. - In the TFT panel according to the third embodiment of the present invention, a
first subpixel electrode 82 a and asecond subpixel electrode 82 b are capacitively coupled to each other. - Specifically, a
gate line 122 is formed on a first insulating substrate made of transparent glass and generally extends in the horizontal direction. Onegate line 122 is allocated to each pixel, and agate electrode 126 protrudes from thegate line 122. - A
data line 162 is insulated from thegate line 122 and generally extends in the vertical direction. A TFT Q is formed in thegate line 122 and thedata line 162. - The TFT Q includes the
gate electrode 126, asource electrode 165, and adrain electrode 166 as its three terminals. Thedrain electrode 166 is connected to thesecond subpixel electrode 82 b by afirst contact hole 176 a. - The
first subpixel electrode 82 a is separated from thesecond subpixel electrode 82 b by a slit pattern 84 (i.e., a domain partition portion). Thus, the first andsecond subpixel electrodes second subpixel electrode 82 b is connected to the TFT Q and receives a data voltage directly from the TFT Q. Thefirst subpixel electrode 82 a receives a lower voltage than the voltage applied to thesecond subpixel electrode 82 b due to a coupling capacitor of thesecond subpixel electrode 82 b and a connectingelectrode 67. - The first and
second subpixel electrodes electrode 67, which is connected to thefirst subpixel electrode 82 a, and thesecond subpixel electrode 82 b are insulated from each other by a dielectric substance therebetween and overlap each other to form a “coupling capacitor.” Therefore, when a data voltage is applied to thesecond subpixel electrode 82 b, a voltage lower than the data voltage applied to thesecond subpixel electrode 82 b is applied to thefirst subpixel electrode 82 a. - The connecting
electrode 67 is not necessarily connected to thesecond subpixel electrode 82 b That is, the connectingelectrode 67 may also be connected to thefirst subpixel electrode 82 a. In this case, when the connectingelectrode 67, which is connected to thefirst subpixel electrode 82 a, and thesecond subpixel electrode 82 b overlap each other to form a “coupling capacitor,” if a data voltage is applied to thefirst subpixel electrode 82 a, a lower voltage than the data voltage applied to thefirst subpixel electrode 82 a may be applied to thesecond subpixel electrode 82 b. - A semiconductor pattern (not shown) is formed under the connecting
electrode 67 and data wirings. In order to eliminate the above-mentioned effects caused by the semiconductor pattern, light-shieldingpatterns electrode 67 and thedrain electrode 166. The light-shieldingpatterns electrode 67 and thedrain electrode 166 which is overlapped by thefirst subpixel electrode 82 a. - Hereinafter, a TFT panel according to a fourth embodiment of the present invention will be described in detail with reference to
FIG. 15 .FIG. 15 is a layout diagram of the TFT panel according to the fourth embodiment of the present invention. For simplicity, elements substantially identical to those of the first embodiment are indicated by like reference numerals, and thus their description will be omitted. - Referring to
FIG. 15 , the TFT panel according to the fourth embodiment of the present invention includes three TFTs Q1 through Q3 and twosubpixel electrodes first subpixel electrode 282 a, and the second TFT Q2 drives thesecond subpixel electrode 282 b. The third TFT Q3 is connected to thesecond subpixel electrode 282 b and a control electrode 267 and thus changes a voltage applied to thesecond subpixel electrode 282 b. - The TFT panel includes a
first gate line 222 a and asecond gate line 222 b which are formed on a first insulating substrate and extend in the horizontal direction to be parallel to each other. The TFT panel further includes adata line 262 which crosses the first andsecond gate lines first gate line 222 a and thesecond gate line 222 b include afirst gate electrode 226 and a second gate electrode, respectively. - A
first source electrode 265 corresponds to respective input terminals of the first and second TFTs Q1 and Q2. Thefirst source electrode 265 branches off from thedata line 262 and is disposed on thefirst gate electrode 226. The first and second TFTs Q1 and Q2 are switched on or off by thefirst gate line 222 a. - A
second source electrode 265 c corresponds to an input terminal of the third TFT Q3 and is disposed on thesecond gate line 222 b. Thesecond source electrode 265 c is connected to thesecond subpixel electrode 282 b by athird contact hole 276 c. - A
first drain electrode 266 a is electrically connected to thefirst subpixel electrode 282 a by afirst contact hole 276 a. Asecond drain electrode 266 b is electrically connected to thesecond subpixel electrode 282 b by asecond contact hole 276 b. Athird drain electrode 266 c is connected to the control electrode 267. - The control electrode 267 overlaps a
storage line 228 to form a control capacitor. Here, thestorage line 228 extends parallel to the first andsecond gate lines storage line 228 may be overlapped by a black matrix (not shown). The control electrode 267 may be formed in the same plane and at the same time as the first andsecond drain electrodes storage line 228 may be formed in the same plane and at the same time as the first andsecond gate lines - The first and
second subpixel electrodes slit pattern 273 which is a domain formation portion. The domain formation portion is not limited to theslit pattern 273 and may be a protrusion pattern. - A pixel includes the first and
second gate lines second gate lines first gate electrode 226 of the first and second TFTs Q1 and Q2 is connected to thefirst gate line 222 a, and the third TFT Q3 is formed on thesecond gate line 222 b. Thesecond gate line 222 b may be formed as a separate, independent line or may be connected to a gate electrode of a first TFT (not shown) and a second TFT (not shown) of an adjacent pixel. - While the input terminals of the first and second TFTs Q1 and Q2 are connected to the
data line 262, the input terminal of the third TFT Q3 is connected to an output terminal of the second TFT Q2. The output terminals of the first and second TFTs Q1 and Q2 are connected respectively to the first andsecond subpixel electrodes first subpixel electrode 282 a to form a first liquid crystal capacitor, and the second TFT Q2 is connected to thesecond subpixel electrode 282 b to form a second liquid crystal capacitor. - The input terminal of the third TFT Q3 is connected to the
second subpixel electrode 282 b which is the output terminal of the second TF Q2, and the output terminal thereof is connected to the control electrode 267 to form a control capacitor together with thestorage line 228. A common voltage may be applied to thestorage line 228. - A
decoupling electrode 223 may be formed to prevent the coupling between the first orsecond subpixel electrode data line 262. Thedecoupling electrode 223 may partially overlap the first orsecond subpixel electrode - Light-shielding
patterns second drain electrode 266 b and thesecond source electrode 265 c, respectively. The light-shieldingpatterns second gate lines shielding pattern 227 a is formed in a region where thesecond drain electrode 266 b is overlapped by thefirst subpixel electrode 282 a and in a region where thesecond source electrode 265 c is overlapped by thefirst subpixel electrode 282 a. The light-shielding pattern 227 b may be connected to thestorage line 228 or may float. - To charge the first and
second subpixel electrodes second subpixel electrodes - Hereinafter, a TFT panel according to a fifth embodiment of the present invention will be described in detail with reference to
FIG. 16 .FIG. 16 is a layout diagram of the TFT panel according to the fifth embodiment of the present invention. For simplicity, elements substantially identical to those of the first embodiment are indicated by like reference numerals, and thus their description will be omitted. - In the TFT panel according to the fifth embodiment of the present invention, a pixel includes a TFT Q and a
pixel electrode 82. - The TFT panel includes a
gate line 122 which is formed on a first insulating substrate and extends in the horizontal direction to be parallel to an adjacent gate line. The TFT panel further includes adata line 162 crossing thegate line 122. Thegate line 122 includes agate electrode 126. - A
source electrode 165 corresponds to an input terminal of the TFT Q, branches off from thedata line 162, and is disposed on thegate electrode 126. - A
drain electrode 166 is electrically connected to thepixel electrode 82 by acontact hole 376. - A light-
shielding pattern 327 may be formed under thedrain electrode 166. The light-shielding pattern 327 and thegate line 122 are formed in the same plane by the same process. The light-shielding pattern 327 blocks light. - The light-
shielding pattern 327 is formed in a region where thedrain electrode 166 is overlapped by thepixel electrode 82. The light-shielding pattern 327 may float, or a DC voltage may be applied to the light-shielding pattern 327. - While the present disclosure has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the present disclosure as defined by the following claims. The exemplary embodiments should be considered in a descriptive sense only and not for purposes of limitation.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/061,291 US10825840B2 (en) | 2009-02-18 | 2016-03-04 | Thin-film transistor panel |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2009-0013543 | 2009-02-18 | ||
KR1020090013543A KR101626029B1 (en) | 2009-02-18 | 2009-02-18 | Thin film transistor panel |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/061,291 Division US10825840B2 (en) | 2009-02-18 | 2016-03-04 | Thin-film transistor panel |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100207846A1 true US20100207846A1 (en) | 2010-08-19 |
Family
ID=42559428
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/607,028 Abandoned US20100207846A1 (en) | 2009-02-18 | 2009-10-27 | Thin-film transistor panel |
US15/061,291 Active US10825840B2 (en) | 2009-02-18 | 2016-03-04 | Thin-film transistor panel |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/061,291 Active US10825840B2 (en) | 2009-02-18 | 2016-03-04 | Thin-film transistor panel |
Country Status (2)
Country | Link |
---|---|
US (2) | US20100207846A1 (en) |
KR (1) | KR101626029B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104854394A (en) * | 2012-12-14 | 2015-08-19 | 欧司朗Oled股份有限公司 | Light panel system |
US9196637B1 (en) * | 2014-06-12 | 2015-11-24 | Boe Technology Group Co., Ltd. | Array substrate and display device |
US20160190167A1 (en) * | 2009-02-18 | 2016-06-30 | Samsung Display Co., Ltd. | Thin-film transistor panel |
TWI551928B (en) * | 2015-03-05 | 2016-10-01 | 群創光電股份有限公司 | Display panel and display device |
US20160320674A1 (en) * | 2015-04-29 | 2016-11-03 | Samsung Display Co., Ltd. | Liquid crystal display device |
US20170176825A1 (en) * | 2015-06-16 | 2017-06-22 | Boe Technology Group Co., Ltd. | Array substrate, display panel and display device having the same, and method thereof |
WO2022052722A1 (en) * | 2020-09-11 | 2022-03-17 | 京东方科技集团股份有限公司 | Array substrate and display apparatus |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102141557B1 (en) * | 2013-12-26 | 2020-08-05 | 엘지디스플레이 주식회사 | Array substrate |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050151921A1 (en) * | 2004-01-13 | 2005-07-14 | Nec Lcd Technologies, Ltd. | Liquid crystal display apparatus and fabrication method of the same |
US6937209B1 (en) * | 1999-09-07 | 2005-08-30 | Minolta Co., Ltd. | Image display system |
US20080036933A1 (en) * | 2006-08-09 | 2008-02-14 | Samsung Electronics, Co., Ltd. | Liquid crystal display |
US20080136992A1 (en) * | 2006-12-12 | 2008-06-12 | Samsung Electronics Co., Ltd. | Liquid crystal display device |
US20080225218A1 (en) * | 2007-03-13 | 2008-09-18 | Samsung Electronics Co., Ltd. | Liquid crystal display device and method of driving thereof |
US20090086144A1 (en) * | 2007-09-28 | 2009-04-02 | Au Optronics Corporation | Liquid crystal display panel |
US20100045906A1 (en) * | 2006-11-30 | 2010-02-25 | Tsuyoshi Tokuda | Active matrix substrate, liquid crystal display panel, liquid crystal display element, liquid crystal display device, and substrate for liquid crystal display panels |
US20100097359A1 (en) * | 2007-05-30 | 2010-04-22 | Naoshi Yamada | Active matrix substrate, liquid crystal panel, liquid crystal display unit, liquid crystal display device, and television receiver |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4551049B2 (en) * | 2002-03-19 | 2010-09-22 | 三菱電機株式会社 | Display device |
TWI234043B (en) * | 2003-11-26 | 2005-06-11 | Hannstar Display Corp | Method of manufacturing liquid crystal display |
KR20060001662A (en) * | 2004-06-30 | 2006-01-06 | 엘지.필립스 엘시디 주식회사 | In plane switching mode liquid crystal display device and method for fabricating thereof |
JP5090620B2 (en) * | 2004-12-27 | 2012-12-05 | シャープ株式会社 | Liquid crystal display |
TWI319110B (en) * | 2005-05-02 | 2010-01-01 | Au Optronics Corp | Liquid crystal display device and forming method of the same |
KR101320020B1 (en) * | 2005-07-09 | 2013-10-29 | 삼성디스플레이 주식회사 | Liquid crystal display |
KR101237011B1 (en) * | 2005-08-02 | 2013-02-26 | 삼성디스플레이 주식회사 | Liquid crystal display |
KR20080038590A (en) * | 2006-10-30 | 2008-05-07 | 삼성전자주식회사 | Thin film trangister substrate and manufacturing method thereof |
KR20080045961A (en) * | 2006-11-21 | 2008-05-26 | 삼성전자주식회사 | Thin film transistor substrate and metod of fabricating the same |
KR20080056493A (en) * | 2006-12-18 | 2008-06-23 | 삼성전자주식회사 | Thin film transistor substrate and method of manufacturing the same |
US20100013785A1 (en) * | 2007-03-01 | 2010-01-21 | Atsuhito Murai | Display panel substrate, display panel, display appratus, and method for manufacturing display panel substrate |
KR101443856B1 (en) * | 2008-01-21 | 2014-09-25 | 삼성디스플레이 주식회사 | Liquid crystal display and liquid crystal composition included in the same |
TWI381230B (en) * | 2008-01-31 | 2013-01-01 | Hannstar Display Corp | Pixel structure of liquid crystal display |
US8604579B2 (en) * | 2008-12-05 | 2013-12-10 | Sharp Kabushiki Kaisha | Semiconductor device, and method for manufacturing same |
KR101626029B1 (en) * | 2009-02-18 | 2016-06-01 | 삼성디스플레이 주식회사 | Thin film transistor panel |
KR101681234B1 (en) * | 2009-11-09 | 2016-12-01 | 삼성디스플레이 주식회사 | Display device and manufacturing method thereof |
CN102269900B (en) * | 2010-06-03 | 2013-04-24 | 北京京东方光电科技有限公司 | Thin film transistor (TFT) array substrate and making method thereof |
TWI540372B (en) * | 2015-06-25 | 2016-07-01 | 友達光電股份有限公司 | Pixel structure |
-
2009
- 2009-02-18 KR KR1020090013543A patent/KR101626029B1/en active IP Right Grant
- 2009-10-27 US US12/607,028 patent/US20100207846A1/en not_active Abandoned
-
2016
- 2016-03-04 US US15/061,291 patent/US10825840B2/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6937209B1 (en) * | 1999-09-07 | 2005-08-30 | Minolta Co., Ltd. | Image display system |
US20050151921A1 (en) * | 2004-01-13 | 2005-07-14 | Nec Lcd Technologies, Ltd. | Liquid crystal display apparatus and fabrication method of the same |
US20080036933A1 (en) * | 2006-08-09 | 2008-02-14 | Samsung Electronics, Co., Ltd. | Liquid crystal display |
US20100045906A1 (en) * | 2006-11-30 | 2010-02-25 | Tsuyoshi Tokuda | Active matrix substrate, liquid crystal display panel, liquid crystal display element, liquid crystal display device, and substrate for liquid crystal display panels |
US20080136992A1 (en) * | 2006-12-12 | 2008-06-12 | Samsung Electronics Co., Ltd. | Liquid crystal display device |
US20080225218A1 (en) * | 2007-03-13 | 2008-09-18 | Samsung Electronics Co., Ltd. | Liquid crystal display device and method of driving thereof |
US20100097359A1 (en) * | 2007-05-30 | 2010-04-22 | Naoshi Yamada | Active matrix substrate, liquid crystal panel, liquid crystal display unit, liquid crystal display device, and television receiver |
US20090086144A1 (en) * | 2007-09-28 | 2009-04-02 | Au Optronics Corporation | Liquid crystal display panel |
Non-Patent Citations (2)
Title |
---|
Definition of "overlap", dictionary.reference.com/browse/overlap, 9/19/2012, 1 page. * |
Definition of "pattern", www.thefreedictionary.com/pattern, 9/19/2012, 1 page. * |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160190167A1 (en) * | 2009-02-18 | 2016-06-30 | Samsung Display Co., Ltd. | Thin-film transistor panel |
US10825840B2 (en) * | 2009-02-18 | 2020-11-03 | Samsung Display Co., Ltd. | Thin-film transistor panel |
CN104854394A (en) * | 2012-12-14 | 2015-08-19 | 欧司朗Oled股份有限公司 | Light panel system |
US20150338029A1 (en) * | 2012-12-14 | 2015-11-26 | Osram Oled Gmbh | Light Panel System |
US9651203B2 (en) * | 2012-12-14 | 2017-05-16 | Osram Oled Gmbh | Light panel system |
US9196637B1 (en) * | 2014-06-12 | 2015-11-24 | Boe Technology Group Co., Ltd. | Array substrate and display device |
TWI551928B (en) * | 2015-03-05 | 2016-10-01 | 群創光電股份有限公司 | Display panel and display device |
US20160320674A1 (en) * | 2015-04-29 | 2016-11-03 | Samsung Display Co., Ltd. | Liquid crystal display device |
US9864239B2 (en) * | 2015-04-29 | 2018-01-09 | Samsung Display Co., Ltd. | Liquid crystal display device |
US20170176825A1 (en) * | 2015-06-16 | 2017-06-22 | Boe Technology Group Co., Ltd. | Array substrate, display panel and display device having the same, and method thereof |
US9989824B2 (en) * | 2015-06-16 | 2018-06-05 | Boe Technology Group Co., Ltd. | Array substrate, display panel and display device having the same, and method thereof |
WO2022052722A1 (en) * | 2020-09-11 | 2022-03-17 | 京东方科技集团股份有限公司 | Array substrate and display apparatus |
Also Published As
Publication number | Publication date |
---|---|
US10825840B2 (en) | 2020-11-03 |
US20160190167A1 (en) | 2016-06-30 |
KR20100094220A (en) | 2010-08-26 |
KR101626029B1 (en) | 2016-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10825840B2 (en) | Thin-film transistor panel | |
US8203662B2 (en) | Vertical channel thin-film transistor and method of manufacturing the same | |
US7550768B2 (en) | Thin film transistor array panel and method for manufacturing the same | |
US7663711B2 (en) | Liquid crystal display and methods of fabricating and repairing the same | |
KR101274706B1 (en) | Liquid crystal display device and method for fabricating the same | |
US7977677B2 (en) | Thin-film transistor substrate, method of manufacturing the same and display apparatus having the same | |
US7915062B2 (en) | Method of manufacturing a TFT array substrate | |
US20090016001A1 (en) | Display panel and method of manufacturing the same | |
US8035108B2 (en) | Thin film transistor substrate, liquid crystal display panel including the same, and method of manufacturing liquid crystal display panel | |
US10444583B2 (en) | Display device | |
US20120161140A1 (en) | Tft array substrate and manufacturing method thereof | |
US20060273316A1 (en) | Array substrate having enhanced aperture ratio, method of manufacturing the same and display apparatus having the same | |
US20070040954A1 (en) | Wire structure, a method for fabricating a wire, a thin film transistor substrate, and a method for fabricating the thin film transistor substrate | |
EP3118675B1 (en) | Ultra high density thin film transistor substrate having low line resistance structure and method for manufacturing the same | |
US10546883B2 (en) | Display substrate and method of repairing defects thereof | |
US7504661B2 (en) | Thin film transistor substrate and fabricating method thereof | |
KR101969568B1 (en) | Thin Film Transistor Substrate Having Oxide Semiconductor and Manufacturing Method Thereof | |
US20080006827A1 (en) | Making thin film transistors on display panels | |
KR20160001821A (en) | Oxide Semiconductor Thin Film Transistor Substrate Having Double Light Shield Layers | |
US7902551B2 (en) | Liquid crystal display device and method of manufacturing the same | |
US20100315583A1 (en) | Pixel designs of improving the aperture ratio in an lcd | |
JP6436333B2 (en) | Display device | |
US20100264417A1 (en) | Thin-film treansistor array panel and method of fabricating the same | |
KR20070109162A (en) | Thin film transistor substrate and method of manufacturig the same | |
US20070247557A1 (en) | Thin film transistor array panel and liquid crystal display |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NA, BYOUNG-SUN;LEE, JU-HEE;LEE, WON-HEE;AND OTHERS;REEL/FRAME:023432/0232 Effective date: 20091019 |
|
AS | Assignment |
Owner name: SAMSUNG DISPLAY CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAMSUNG ELECTRONICS CO., LTD.;REEL/FRAME:029016/0057 Effective date: 20120904 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |