US20100200544A1 - Production process of structure - Google Patents

Production process of structure Download PDF

Info

Publication number
US20100200544A1
US20100200544A1 US12/767,881 US76788110A US2010200544A1 US 20100200544 A1 US20100200544 A1 US 20100200544A1 US 76788110 A US76788110 A US 76788110A US 2010200544 A1 US2010200544 A1 US 2010200544A1
Authority
US
United States
Prior art keywords
layer
etching
silicon oxide
substrate
mask
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/767,881
Inventor
Atsunori Terasaki
Junichi Seki
Toshiki Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to US12/767,881 priority Critical patent/US20100200544A1/en
Publication of US20100200544A1 publication Critical patent/US20100200544A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • CCHEMISTRY; METALLURGY
    • C03GLASS; MINERAL OR SLAG WOOL
    • C03CCHEMICAL COMPOSITION OF GLASSES, GLAZES OR VITREOUS ENAMELS; SURFACE TREATMENT OF GLASS; SURFACE TREATMENT OF FIBRES OR FILAMENTS MADE FROM GLASS, MINERALS OR SLAGS; JOINING GLASS TO GLASS OR OTHER MATERIALS
    • C03C17/00Surface treatment of glass, not in the form of fibres or filaments, by coating
    • C03C17/34Surface treatment of glass, not in the form of fibres or filaments, by coating with at least two coatings having different compositions
    • C03C17/42Surface treatment of glass, not in the form of fibres or filaments, by coating with at least two coatings having different compositions at least one coating of an organic material and at least one non-metal coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/022Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02282Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31144Etching the insulating layers by chemical or physical means using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/312Organic layers, e.g. photoresist
    • H01L21/3121Layers comprising organo-silicon compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314Inorganic layers
    • H01L21/316Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • CCHEMISTRY; METALLURGY
    • C03GLASS; MINERAL OR SLAG WOOL
    • C03CCHEMICAL COMPOSITION OF GLASSES, GLAZES OR VITREOUS ENAMELS; SURFACE TREATMENT OF GLASS; SURFACE TREATMENT OF FIBRES OR FILAMENTS MADE FROM GLASS, MINERALS OR SLAGS; JOINING GLASS TO GLASS OR OTHER MATERIALS
    • C03C2218/00Methods for coating glass
    • C03C2218/30Aspects of methods for coating glass not covered above
    • C03C2218/32After-treatment
    • C03C2218/328Partly or completely removing a coating
    • C03C2218/33Partly or completely removing a coating by etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02296Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02356Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment to change the morphology of the insulating layer, e.g. transformation of an amorphous layer into a crystalline layer

Definitions

  • the present invention relates to a production process of a structure.
  • Silicon dioxide (SiO 2 ) such as quartz has been used as a material for a mold for nanoimprint, an optical waveguide, an optical switch, a biochip such as ⁇ -TAS (micro total analysis system), and the like.
  • a chrome layer as a hard mask 710 is formed on an SiO 2 substrate and thereon, a resist 720 is formed.
  • patterning of the resist 720 is performed by using lithography and etching of the hard mask 710 is effected by using the resist 720 as an etching mask.
  • the SiO 2 substrate 700 is etched by dry etching using the hard mask 710 as a mask.
  • the etching of SiO 2 ordinarily requires high ion energy compared with other materials. For this reason, in view of a load on the mask, the hard mask 710 is used as the etching mask.
  • a structure containing SiO 2 is used for a device requiring optical transparency or insulative property in many cases. In these cases, it is undesirable that an opaque substance or a substance having an optical characteristic largely different from that of SiO 2 remains on the surface of the structure, so that removal of the hard mask is required.
  • the high selection ratio is obtained relatively easily compared with the case of the dry etching but with a size reduction or high aspect ratio of the pattern, the pattern falls or is broken in some cases due to a surface tension generated during drying of a liquid present between pattern portions.
  • the metal material is not always removed completely at an atomic level, so that contamination with metal caused by a residual component can be problematic depending on a device used.
  • an object of the present invention is to provide a production process of a structure containing silicon oxide capable of being prepared without using a hard mask consisting of a chrome film.
  • a production process of a structure containing silicon oxide comprising:
  • a production process of a structure containing silicon oxide comprising:
  • FIGS. 1 ( 1 ) to 1 ( 3 ) are schematic views for illustrating a production process of a structure containing silicon oxide in an embodiment of the present invention.
  • FIGS. 2 ( 1 ) to 2 ( 5 ) are schematic views for illustrating a production process of a structure containing silicon oxide in Embodiment 1 of the present invention.
  • FIGS. 3 ( 1 ) and 3 ( 2 ) are schematic views for illustrating an etching stop layer.
  • FIGS. 4 ( 1 ) and 4 ( 2 ) are schematic views for illustrating etching of a substrate.
  • FIG. 5 is a schematic view showing an example of a stepped structure.
  • FIGS. 6 ( 1 ) to 6 ( 3 ) are schematic views for illustrating a production process of the stepped structure.
  • FIGS. 7 ( 1 ), 7 ( 2 ), 7 ( 3 ) and 8 are schematic views for illustrating a conventional production process of a structure containing silicon oxide.
  • the chrome (Cr) hard mask has been used for etching silicon oxide such as quartz.
  • organic SOG spin-on glass
  • inorganic SOG etching rates of two materials capable of providing silicon oxide by calcination are different from each other.
  • the organic SOG is processed and calcined at high temperature to form a structure containing silicon oxide (Si x O y ) such as SiO 2 .
  • the mask material used is different from silicon oxide, thus being required to be removed.
  • the present invention it is possible to prepare the silicon oxide structure with no removal of the mask.
  • a first layer 110 comprising organic SOG is formed on a substrate 10 0 and thereon, a patterned second layer 120 comprising inorganic SOG is formed.
  • etching of the first layer 110 comprising organic SOG is performed by using the second layer 120 comprising inorganic SOG as a mask.
  • first layer 110 comprising organic SOG and the second layer 120 comprising inorganic SOG are calcined to produce a structure having a layer 200 of silicon oxide (e.g., SiO 2 ).
  • the organic SOG is ordinarily formed in an insulating film having Si—O bond (linkage) by applying a liquid using Si(OR) 4 and R 1 Si(OR 2 ) 3 as starting materials and baking the liquid.
  • R 1 and R 2 are organic groups such as methyl (CH 3 —), phenyl (C 6 H 5 —), and the like are remain in the film after the baking.
  • the organic component content is ordinarily 10 wt. % or more.
  • the inorganic SOG is ordinarily formed in an insulating film having Si—O bond by applying a liquid using HSi(OR) 3 and baking the liquid. Ordinarily, the organic component does not remain in the film after the baking or remains in a small amount of less than 5 wt. %.
  • the above described production process of the silicon oxide structure is applicable to productions of the nanoimprint mold, the optical waveguide, the optical switch, and the biochip such as the ⁇ -TAS, and a semiconductor fabrication process and the like.
  • FIGS. 2 ( 1 ) to 2 ( 5 ) are schematic sectional views for illustrating a production process of a silicon oxide structure according to this embodiment.
  • a substrate 100 is an SiO 2 substrate such as a synthetic quartz wafer.
  • a first layer 110 comprising organic SOG is formed.
  • a second layer 120 comprising inorganic SOG is formed.
  • the first layer 110 and the second layer 120 are formed by spin coating or the like.
  • a resist 130 is formed and patterned (FIG. 2 ( 2 )).
  • a method of patterning the resist q 130 it is possible to use, e.g., light exposure using a stepper, a scanner, or the like and electron beam or X-ray lithography.
  • the second layer 120 is etched and then the resist 130 is removed (FIG. 2 ( 3 )).
  • a method of etching the second layer 120 for example, it is possible to use reactive ion etching using, as parent gas, fluorocarbon-based gas such as CF 4 , CHF 3 , C 3 F 8 , C 4 F 8 , C 5 F 8 , or C 4 F 6 .
  • the first layer 110 is etched until an etched portion reaches the structure 100 (FIG. 2 ( 4 )).
  • the first layer 110 may also be etched by using the second layer 120 in combination with the patterned resist 130 as the mask layer without removing the resist 130 .
  • As a method of etching the first layer 110 it is possible to use reactive ion etching using gas such as H 2 , N 2 /H 2 mixed gas, or N 2 /NH 3 mixed gas.
  • etching of SiO 2 proceeds in the form of volatile components of SiF x and CO x produced by the CF-based gas, so that the etching does not proceed when carbon (C) is not contained in the reactant gas. For this reason, it is difficult to etch SiO 2 in the gas such as H 2 , N 2 /H 2 mixed gas, or N 2 /NH 3 mixed gas.
  • Carbon (C) is not present in the H 2 gas, the H 2 /N 2 mixed gas, or the H 2 /NH 3 mixed gas as an etchant but is present in the organic SOG to be etched. Therefore, from C attributable to the organic SOG, CO x is formed to constitute the volatile component. Further, N and H are contained in the etching gas, so that it can be considered that NO or SiH 2 constitute the volatile components.
  • the carbon (C) content contained in the inorganic SOG is small or zero, so that an amount of the CO x volatile component is small.
  • the reason why the volatilization of NO or SiH 2 does not proceed has not been clarified but may be attributable to dominant action of the CO x volatile component compared with the NO and SiH 2 volatile components.
  • etching of the organic SOG can be performed by using the inorganic SOG as the mask.
  • an etching selection ratio between the first layer 110 and the second layer 120 is 10 or more depending on a condition in some cases.
  • the above prepared structure calcined at high temperature.
  • carbon in the first layer 110 is eliminated from the first layer 110 to form a layer 200 of silicon oxide (e.g., SiO 2 ).
  • a layer 200 of silicon oxide e.g., SiO 2
  • portions in a polymer state or an amorphous state are crystallized.
  • a temperature at which the elimination of carbon from the first layer 110 starts is ordinarily about 450° C. For this reason, it is preferable that a calcination temperature is 450° C. or more.
  • the calcination temperature may preferably be 450° C. or more and 573° C. or less. In order to accelerate the carbon elimination to some extent and prevent the change in crystal form, the calcination temperature may further preferably be 470° C. or more and 550° C. or less.
  • the first layer 110 By optimizing the calcination temperature and a calcination time, it is also possible to change the first layer 110 to a layer of silicon oxide (e.g., SiO) having a very small or no amount of the carbon content.
  • silicon oxide e.g., SiO
  • FIG. 8 shows such a case, wherein a hard mask 710 is disposed on an SiO 2 substrate 700 .
  • the substrate 100 functions as an etching stopper, so that the etching depth does not depend on the opening width but is constant at a value determined by a thickness of the first layer 110 .
  • the etching of the first layer 110 proceeds so that an etched portion reaches the substrate 100 .
  • the etching of the first layer 110 may also be stopped at an intermediary portion of the first layer 110 as shown in FIG. 1 ( 2 ).
  • the substrate 110 it is also possible to use a substrate other than the SiO 2 substrate.
  • a substrate other than the SiO 2 substrate As shown in FIGS. 3 ( 1 ) and 3 ( 2 ), by providing an etching stop layer 300 such as an SiO 2 film on the substrate 100 , it is also possible to stop the etching of the first layer 110 .
  • the etching depth does not depend on the opening width of the pattern but is constant at a value determined by the thickness of the first layer 110 .
  • a method of forming the etching stop layer 300 it is possible to use thermal oxidation, CVD, spin coating, etc.
  • the substrate 100 it is also possible to etch the substrate 100 by using the second layer 120 as a mask as shown in FIGS. 4 ( 1 ) and 4 ( 2 ).
  • the production process of the structure of this embodiment is also applicable to preparation of a stepped structure 500 as shown in FIG. 5 .
  • FIGS. 6 ( 1 ) to 6 ( 3 ) are schematic sectional views for illustrating a production process of the stepped structure 500 .
  • a resist 600 is formed on the second layer 120 and patterned to have a pattern different from that of the second layer 120 .
  • the second layer 120 is etched (FIG. 6 ( 2 )).
  • the first layer 110 is etched in a desired depth by using the second layer 120 as a mask (FIG. 6 ( 3 )).
  • the first layer 110 may also be etched by using the second layer 120 in combination with the resist 600 as the mask without removing the resist 600 .
  • the thus prepared structure is calcined at high temperature, so that it is possible to produce the stepped structure 500 having the layer of silicon oxide (e.g., SiO 2 ).
  • silicon oxide e.g., SiO 2
  • the organic SOG is used as the first layer 110 and the inorganic SOG is used as the second layer 120 . Further, the structure is formed by utilizing the difference in etching rate between both of the layers.
  • the reason why the difference in etching rate between both of the layers is caused can be considered that the amounts of carbon components in the organic SOG and the inorganic SOG contribute to the etching rate difference as described above. Therefore, the first and second layers 110 and 120 are not always limited to SOG.
  • silicon oxide compound containing carbon as a material for the first layer 110 and a silicon oxide compound containing no carbon as a material for the second layer 120 .
  • the difference in etching rate is caused between the first layer 110 and the second layer 120 .
  • a difference in carbon content between the first layer 110 and the second layer 120 is 10 wt. % or more.
  • the first layer 110 is formed on the substrate 100 .
  • a method such as CVD or the like is used.
  • a production process of a structure containing silicon oxide includes a step of preparing a substrate; a step of forming, on the substrate, a first layer comprising a carbon-containing silicon oxide compound having a first carbon content; and a step of forming, on the first layer, a second layer comprising a carbon-containing silicon oxide compound having a second carbon content.
  • the production process further includes a step of forming a pattern on the second layer, a step of etching the first layer by using the pattern formed on the second layer as a mask, and a step of calcining the first layer and the second layer.
  • a difference in carbon content between the first layer and the second layer may be 10 wt. % or more.
  • etching gas As etching gas, it is possible to use H 2 gas, H 2 /N 2 mixed gas, or H 2 /NH 3 mixed gas.
  • the etching may also be stopped by a surface of the substrate or an etching stop layer provided on the substrate.
  • the structure containing silicon oxide may also be a structure containing silicon dioxide.

Abstract

A process for producing a structure containing silicon oxide includes a step of forming a first layer of organic spin-on glass on a substrate and a step of forming a second layer of inorganic spin-on glass on the first layer. Thereafter, the first layer is etched by using a pattern formed on the second layer as a mask and then the first layer and the second layer are calcined to prepare the structure containing silicon oxide.

Description

    FIELD OF THE INVENTION AND RELATED ART
  • The present invention relates to a production process of a structure.
  • Silicon dioxide (SiO2) such as quartz has been used as a material for a mold for nanoimprint, an optical waveguide, an optical switch, a biochip such as μ-TAS (micro total analysis system), and the like.
  • With respect to etching of silicon dioxide, a technique using a hard mask has been described in Ecron Thompson, Peter Phyins, Ron Voisin, S. V. Sreenivasan, Patrick Martin, “Fablication of Step and Flash Imprint Lithography Template Using Commercial Mask Processes”, SPIE Microlithography Conference, February 2003. This technique will be described with reference to FIGS. 7 (a) to 7(3).
  • First, as shown in FIG. 7(1), a chrome layer as a hard mask 710 is formed on an SiO2 substrate and thereon, a resist 720 is formed.
  • Next, as shown in FIG. 7(2), patterning of the resist 720 is performed by using lithography and etching of the hard mask 710 is effected by using the resist 720 as an etching mask.
  • Further, as shown in FIG. 7(3), the SiO2 substrate 700 is etched by dry etching using the hard mask 710 as a mask. The etching of SiO2 ordinarily requires high ion energy compared with other materials. For this reason, in view of a load on the mask, the hard mask 710 is used as the etching mask.
  • However, a process using a metal material as the hard mask as in the above described etching technique is accompanied with the following problem.
  • That is, a structure containing SiO2 is used for a device requiring optical transparency or insulative property in many cases. In these cases, it is undesirable that an opaque substance or a substance having an optical characteristic largely different from that of SiO2 remains on the surface of the structure, so that removal of the hard mask is required.
  • As a process for removing the hard mask, wet etching, dry etching, and the like can be considered but these processes require an expensive apparatus, an occupied space, a chemical solution, an etching gas and the like.
  • Ordinarily, in the dry etching, even when a process having a high selection ratio is used, the underlying layers are somewhat damaged. For this reason, the surface of a mold substrate can be roughened or an edge blur of the pattern can be caused.
  • In the case of using the wet etching, the high selection ratio is obtained relatively easily compared with the case of the dry etching but with a size reduction or high aspect ratio of the pattern, the pattern falls or is broken in some cases due to a surface tension generated during drying of a liquid present between pattern portions.
  • Further, by these removing processes, the metal material is not always removed completely at an atomic level, so that contamination with metal caused by a residual component can be problematic depending on a device used.
  • SUMMARY OF THE INVENTION
  • The present invention is accomplished in view of the above described problems. A principal object of the present invention is to solve the above described problems. Specifically, an object of the present invention is to provide a production process of a structure containing silicon oxide capable of being prepared without using a hard mask consisting of a chrome film.
  • According to an aspect of the present invention, there is provided a production process of a structure containing silicon oxide, comprising:
  • a step of preparing a substrate;
  • a step of forming a first layer comprising organic spin-on glass on the substrate;
  • a step of forming a second layer comprising inorganic spin-on glass on the first layer;
  • a step of forming a pattern on the second layer;
  • a step of etching the first layer by using the pattern formed on the second layer as a mask; and
  • a step of calcining the first layer and the second layer.
  • According to another aspect of the present invention, there is provided a production process of a structure containing silicon oxide, comprising:
  • a step of preparing a substrate;
  • a step of forming a first layer comprising a carbon-containing silicon oxide compound having a first carbon content on the substrate;
  • a step of forming, on the first layer, a second layer comprising a carbon-containing silicon oxide compound having a second carbon content smaller than the first carbon content;
  • a step of forming a pattern on the second layer;
  • a step of etching the first layer by using the pattern formed on the second layer as a mask; and
  • a step of calcining the first layer and the second layer.
  • According to the present invention, it is possible to produce the structure containing silicon oxide without using the chrome film hard mask.
  • These and other objects, features and advantages of the present invention will become more apparent upon a consideration of the following description of the preferred embodiments of the present invention taken in conjunction with the accompanying drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1(1) to 1(3) are schematic views for illustrating a production process of a structure containing silicon oxide in an embodiment of the present invention.
  • FIGS. 2(1) to 2(5) are schematic views for illustrating a production process of a structure containing silicon oxide in Embodiment 1 of the present invention.
  • FIGS. 3(1) and 3(2) are schematic views for illustrating an etching stop layer.
  • FIGS. 4(1) and 4(2) are schematic views for illustrating etching of a substrate.
  • FIG. 5 is a schematic view showing an example of a stepped structure.
  • FIGS. 6(1) to 6(3) are schematic views for illustrating a production process of the stepped structure.
  • FIGS. 7(1), 7(2), 7(3) and 8 are schematic views for illustrating a conventional production process of a structure containing silicon oxide.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • As described above, the chrome (Cr) hard mask has been used for etching silicon oxide such as quartz.
  • According to study of the present inventors, it has been found that organic SOG (spin-on glass) can be etched by using inorganic SOG as a mask. More specifically, it has been found that etching rates of two materials capable of providing silicon oxide by calcination are different from each other.
  • According to the present invention, by utilizing this characteristic, the organic SOG is processed and calcined at high temperature to form a structure containing silicon oxide (SixOy) such as SiO2.
  • In the conventional process, the mask material used is different from silicon oxide, thus being required to be removed. However, in the present invention, it is possible to prepare the silicon oxide structure with no removal of the mask.
  • An embodiment of the production process of the silicon oxide structure of the present invention will be described with reference to FIGS. 1(1) to 1(3).
  • Referring to FIG. 1(1), a first layer 110 comprising organic SOG is formed on a substrate 10 0 and thereon, a patterned second layer 120 comprising inorganic SOG is formed.
  • Next, as shown in FIG. 1(2), etching of the first layer 110 comprising organic SOG is performed by using the second layer 120 comprising inorganic SOG as a mask.
  • Finally, the first layer 110 comprising organic SOG and the second layer 120 comprising inorganic SOG are calcined to produce a structure having a layer 200 of silicon oxide (e.g., SiO2).
  • Here, the organic SOG is ordinarily formed in an insulating film having Si—O bond (linkage) by applying a liquid using Si(OR)4 and R1Si(OR2)3 as starting materials and baking the liquid. R1 and R2 are organic groups such as methyl (CH3—), phenyl (C6H5—), and the like are remain in the film after the baking. The organic component content is ordinarily 10 wt. % or more.
  • The inorganic SOG is ordinarily formed in an insulating film having Si—O bond by applying a liquid using HSi(OR)3 and baking the liquid. Ordinarily, the organic component does not remain in the film after the baking or remains in a small amount of less than 5 wt. %.
  • The above described production process of the silicon oxide structure is applicable to productions of the nanoimprint mold, the optical waveguide, the optical switch, and the biochip such as the μ-TAS, and a semiconductor fabrication process and the like.
  • Embodiment 1
  • FIGS. 2(1) to 2(5) are schematic sectional views for illustrating a production process of a silicon oxide structure according to this embodiment.
  • Referring to FIG. 2(1), a substrate 100 is an SiO2 substrate such as a synthetic quartz wafer. On the substrate 100, a first layer 110 comprising organic SOG is formed. On the first layer 110, a second layer 120 comprising inorganic SOG is formed. The first layer 110 and the second layer 120 are formed by spin coating or the like.
  • On the second layer 120, a resist 130 is formed and patterned (FIG. 2(2)). As a method of patterning the resist q130, it is possible to use, e.g., light exposure using a stepper, a scanner, or the like and electron beam or X-ray lithography.
  • Next, by using the patterned resist 130 as a mask layer, the second layer 120 is etched and then the resist 130 is removed (FIG. 2(3)). As a method of etching the second layer 120, for example, it is possible to use reactive ion etching using, as parent gas, fluorocarbon-based gas such as CF4, CHF3, C3F8, C4F8, C5F8, or C4F6.
  • Then, by using the second layer as a mask layer, the first layer 110 is etched until an etched portion reaches the structure 100 (FIG. 2(4)). Incidentally, the first layer 110 may also be etched by using the second layer 120 in combination with the patterned resist 130 as the mask layer without removing the resist 130. As a method of etching the first layer 110, it is possible to use reactive ion etching using gas such as H2, N2/H2 mixed gas, or N2/NH3 mixed gas.
  • Generally, etching of SiO2 proceeds in the form of volatile components of SiFx and COx produced by the CF-based gas, so that the etching does not proceed when carbon (C) is not contained in the reactant gas. For this reason, it is difficult to etch SiO2 in the gas such as H2, N2/H2 mixed gas, or N2/NH3 mixed gas.
  • From this fact, also with respect to the organic SOG and the inorganic SOG which are capable of providing silicon oxide by calcination, it is ordinarily considered that the organic SOG and the inorganic SOG cannot be etched even by using the gas such as H2, H2/N2 mixed gas, or H2/NH3 mixed gas.
  • However, according to study of the present inventors, by using the gas such as H2, H2/N2 mixed gas, or H2/NH3 mixed gas, it has been found that etching rates are different between the organic SOG and the inorganic SOG.
  • The reason why such a phenomenon occurs has not been clarified as yet but the present inventors consider as follows.
  • Carbon (C) is not present in the H2 gas, the H2/N2 mixed gas, or the H2/NH3 mixed gas as an etchant but is present in the organic SOG to be etched. Therefore, from C attributable to the organic SOG, COx is formed to constitute the volatile component. Further, N and H are contained in the etching gas, so that it can be considered that NO or SiH2 constitute the volatile components.
  • The carbon (C) content contained in the inorganic SOG is small or zero, so that an amount of the COx volatile component is small. The reason why the volatilization of NO or SiH2 does not proceed has not been clarified but may be attributable to dominant action of the COx volatile component compared with the NO and SiH2 volatile components.
  • For the reasons described above, when the gas such as H2, H2/H2 mixed gas, or H2/NH3 mixed gas is used, it is considered that etching of the organic SOG can be performed by using the inorganic SOG as the mask.
  • By using the gas such as H2, H2/N2 mixed gas, or H2/NH3 mixed gas, an etching selection ratio between the first layer 110 and the second layer 120 is 10 or more depending on a condition in some cases.
  • Finally, the above prepared structure calcined at high temperature. As a result, carbon in the first layer 110 is eliminated from the first layer 110 to form a layer 200 of silicon oxide (e.g., SiO2). Further, in both of the first layer 110 and the second layer 120, portions in a polymer state or an amorphous state are crystallized.
  • As described above, it is possible to form the structure having the silicon oxide layer 200 (FIG. 2(5)).
  • A temperature at which the elimination of carbon from the first layer 110 starts is ordinarily about 450° C. For this reason, it is preferable that a calcination temperature is 450° C. or more.
  • Further, SiO2 is changed in crystal form from trigonal system (hexagonal cylinder-like) crystal to hexagonal system (hexagonal bipyramid-like) crystal at 573° C. For this reason, the calcination temperature may preferably be 450° C. or more and 573° C. or less. In order to accelerate the carbon elimination to some extent and prevent the change in crystal form, the calcination temperature may further preferably be 470° C. or more and 550° C. or less.
  • By optimizing the calcination temperature and a calcination time, it is also possible to change the first layer 110 to a layer of silicon oxide (e.g., SiO) having a very small or no amount of the carbon content.
  • Incidentally, in the conventional process as described in the above mentioned SPIE article, there is no etching stopper in the etching process using the metal material as the hard mask.
  • Generally, in many cases, an etching rate by dry etching varies depending on opening width. For this reason, it is difficult to keep an etching depth at a constant level in preparation of a device having a pattern with different opening widths. FIG. 8 shows such a case, wherein a hard mask 710 is disposed on an SiO2 substrate 700.
  • In the case where SiO2 is used as the material for the substrate 100, it is possible to obtain an appropriate etching ratio between the first layer 110 and the substrate 100. For this reason, the substrate 100 functions as an etching stopper, so that the etching depth does not depend on the opening width but is constant at a value determined by a thickness of the first layer 110.
  • In the step shown in FIG. 2(4), the etching of the first layer 110 proceeds so that an etched portion reaches the substrate 100. However, the etching of the first layer 110 may also be stopped at an intermediary portion of the first layer 110 as shown in FIG. 1(2).
  • As the substrate 110, it is also possible to use a substrate other than the SiO2 substrate. In this case, as shown in FIGS. 3(1) and 3(2), by providing an etching stop layer 300 such as an SiO2 film on the substrate 100, it is also possible to stop the etching of the first layer 110. As a result, the etching depth does not depend on the opening width of the pattern but is constant at a value determined by the thickness of the first layer 110. As a method of forming the etching stop layer 300, it is possible to use thermal oxidation, CVD, spin coating, etc.
  • Further, depending on the etching rate, it is also possible to etch the substrate 100 by using the second layer 120 as a mask as shown in FIGS. 4(1) and 4(2).
  • The production process of the structure of this embodiment is also applicable to preparation of a stepped structure 500 as shown in FIG. 5.
  • FIGS. 6(1) to 6(3) are schematic sectional views for illustrating a production process of the stepped structure 500.
  • First, the same process as that described with reference to FIGS. 2(1) to 2(4) is performed to form the structure in which the first layer 110 and the second layer 120 are formed on the substrate 100. Next, as shown in FIG. 6(1), a resist 600 is formed on the second layer 120 and patterned to have a pattern different from that of the second layer 120.
  • Next, by using the patterned resist 600 as a mask, the second layer 120 is etched (FIG. 6(2)).
  • Then, after the patterned resist 600 is removed, the first layer 110 is etched in a desired depth by using the second layer 120 as a mask (FIG. 6(3)). The first layer 110 may also be etched by using the second layer 120 in combination with the resist 600 as the mask without removing the resist 600.
  • Finally, the thus prepared structure is calcined at high temperature, so that it is possible to produce the stepped structure 500 having the layer of silicon oxide (e.g., SiO2).
  • Embodiment 2
  • In Embodiment 1, the organic SOG is used as the first layer 110 and the inorganic SOG is used as the second layer 120. Further, the structure is formed by utilizing the difference in etching rate between both of the layers.
  • The reason why the difference in etching rate between both of the layers is caused can be considered that the amounts of carbon components in the organic SOG and the inorganic SOG contribute to the etching rate difference as described above. Therefore, the first and second layers 110 and 120 are not always limited to SOG.
  • It is also possible to use a silicon oxide compound containing carbon as a material for the first layer 110 and a silicon oxide compound containing no carbon as a material for the second layer 120.
  • Further, even in the case where the second layer 120 contains a small amount of carbon, when the first layer 110 contains carbon in an amount larger than that of the second layer 120, the difference in etching rate is caused between the first layer 110 and the second layer 120. In this case, it is desirable that a difference in carbon content between the first layer 110 and the second layer 120 is 10 wt. % or more. By using these two layers, it is possible to etch the first layer 110 by using the second layer 120 as a mask.
  • When the first layer 110 is formed on the substrate 100, a method such as CVD or the like is used.
  • A production process of a structure containing silicon oxide according to this embodiment includes a step of preparing a substrate; a step of forming, on the substrate, a first layer comprising a carbon-containing silicon oxide compound having a first carbon content; and a step of forming, on the first layer, a second layer comprising a carbon-containing silicon oxide compound having a second carbon content. The production process further includes a step of forming a pattern on the second layer, a step of etching the first layer by using the pattern formed on the second layer as a mask, and a step of calcining the first layer and the second layer.
  • A difference in carbon content between the first layer and the second layer may be 10 wt. % or more.
  • In the step of etching the first layer, as etching gas, it is possible to use H2 gas, H2/N2 mixed gas, or H2/NH3 mixed gas.
  • Further, in the step of etching the first layer, the etching may also be stopped by a surface of the substrate or an etching stop layer provided on the substrate.
  • Further, the structure containing silicon oxide may also be a structure containing silicon dioxide.
  • While the invention has been described with reference to the structures disclosed herein, it is not confined to the details set forth and this application is intended to cover such modifications or changes as may come within the purpose of the improvements or the scope of the following claims.
  • This application claims priority from Japanese Patent Applications Nos. 229052/2006 filed Aug. 25, 2006 and 148555/2007 filed Jun. 4, 2007, which are hereby incorporated by reference.

Claims (7)

1-5. (canceled)
6. A production process of a structure containing silicon oxide, comprising:
a step of preparing a substrate;
a step of forming a first layer comprising a carbon containing silicon oxide compound having a first carbon content on the substrate;
a step of forming, on the first layer, a second layer comprising a carbon containing silicon oxide compound having a second carbon content smaller than the first carbon content;
a step of forming a pattern on the second layer;
a step of etching the first layer by using the pattern formed on the second layer as a mask; and
a step of calcining the first layer and the second layer.
7. A process according to claim 6, wherein a difference between the first carbon content and a second carbon content is 10 wt. % or more.
8. A process according to claim 6, wherein in the step of etching the first layer, an etching gas is selected from the group consisting of H2, a mixed gas of N2 and H2, and a mixed gas of N2 and NH3.
9. A process according to claim 6, wherein the substrate comprises silicon oxide.
10. A process according to claim 6, wherein in the step of etching the first layer, the etching is stopped by a surface of the substrate or an etching stop layer provided on the substrate.
11. A process according to claim 6, wherein the structure containing silicon oxide is a structure containing silicon dioxide.
US12/767,881 2006-08-25 2010-04-27 Production process of structure Abandoned US20100200544A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/767,881 US20100200544A1 (en) 2006-08-25 2010-04-27 Production process of structure

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP2006-229052 2006-08-25
JP2006229052 2006-08-25
JP2007148555A JP2008078617A (en) 2006-08-25 2007-06-04 Method for manufacturing structure
JP2007-148555 2007-06-04
US11/843,873 US7790049B2 (en) 2006-08-25 2007-08-23 Production process of structure
US12/767,881 US20100200544A1 (en) 2006-08-25 2010-04-27 Production process of structure

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/843,873 Division US7790049B2 (en) 2006-08-25 2007-08-23 Production process of structure

Publications (1)

Publication Number Publication Date
US20100200544A1 true US20100200544A1 (en) 2010-08-12

Family

ID=39112386

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/843,873 Expired - Fee Related US7790049B2 (en) 2006-08-25 2007-08-23 Production process of structure
US12/767,881 Abandoned US20100200544A1 (en) 2006-08-25 2010-04-27 Production process of structure

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/843,873 Expired - Fee Related US7790049B2 (en) 2006-08-25 2007-08-23 Production process of structure

Country Status (2)

Country Link
US (2) US7790049B2 (en)
JP (1) JP2008078617A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110201173A1 (en) * 2010-02-18 2011-08-18 Elpida Memory, Inc Semiconductor device and method of fabricating the same

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4533358B2 (en) * 2005-10-18 2010-09-01 キヤノン株式会社 Imprint method, imprint apparatus and chip manufacturing method
JP5188192B2 (en) * 2007-02-20 2013-04-24 キヤノン株式会社 MOLD, MOLD MANUFACTURING METHOD, IMPRINT APPARATUS, IMPRINT METHOD, AND STRUCTURE MANUFACTURING METHOD USING IMPRINT METHOD
JP5144127B2 (en) * 2007-05-23 2013-02-13 キヤノン株式会社 Method for producing mold for nanoimprint
NL2005263A (en) * 2009-09-29 2011-03-30 Asml Netherlands Bv Imprint lithography.
JP5664471B2 (en) * 2010-06-28 2015-02-04 信越化学工業株式会社 Method for producing synthetic quartz glass substrate for semiconductor
JP5663384B2 (en) * 2011-04-19 2015-02-04 三菱電機株式会社 Insulating film manufacturing method
JP6788400B2 (en) * 2016-07-08 2020-11-25 東京エレクトロン株式会社 How to process the object to be processed
JP6757624B2 (en) * 2016-08-12 2020-09-23 東京エレクトロン株式会社 How to process the object to be processed

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6232658B1 (en) * 1999-06-30 2001-05-15 Lsi Logic Corporation Process to prevent stress cracking of dielectric films on semiconductor wafers
US20010034137A1 (en) * 2000-04-21 2001-10-25 Hidetaka Nambu Semiconductor device and manufacturing method of the device
US20030032305A1 (en) * 2001-08-07 2003-02-13 Applied Materials, Inc. Method of depositing low dielectric constant carbon doped silicon oxide
US6632478B2 (en) * 2001-02-22 2003-10-14 Applied Materials, Inc. Process for forming a low dielectric constant carbon-containing film
US20040201108A1 (en) * 2003-04-14 2004-10-14 Sony Corporation Semiconductor device and method for manufacturing the same
US20070145639A1 (en) * 2005-10-18 2007-06-28 Canon Kabushiki Kaisha Imprint method, imprint apparatus, and process for producing chip

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05121560A (en) * 1991-10-24 1993-05-18 Kawasaki Steel Corp Manufacture of semiconductor device
JP2849286B2 (en) 1992-07-09 1999-01-20 三菱電機株式会社 Method for manufacturing semiconductor device
JPH07211694A (en) * 1994-01-13 1995-08-11 Sony Corp Dry etching method
JP3399154B2 (en) 1995-05-22 2003-04-21 ソニー株式会社 Plasma etching method for laminated insulating film
JPH09293780A (en) * 1996-04-26 1997-11-11 Hitachi Ltd Wiring forming method
JP3637725B2 (en) 1997-04-16 2005-04-13 ソニー株式会社 Manufacturing method of semiconductor device
JP3472196B2 (en) 1999-06-01 2003-12-02 キヤノン株式会社 Etching method and method of manufacturing semiconductor device using the same
JP3973335B2 (en) * 2000-01-27 2007-09-12 東京応化工業株式会社 Film formation method
JP2002093778A (en) * 2000-09-11 2002-03-29 Toshiba Corp Etching method of organic film and method for manufacturing semiconductor device using the same
JP2003277075A (en) * 2002-03-22 2003-10-02 Nippon Sheet Glass Co Ltd Method for forming channel of chip member for microchemical system and chip member for microchemical system formed with channel by this method

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6232658B1 (en) * 1999-06-30 2001-05-15 Lsi Logic Corporation Process to prevent stress cracking of dielectric films on semiconductor wafers
US20010034137A1 (en) * 2000-04-21 2001-10-25 Hidetaka Nambu Semiconductor device and manufacturing method of the device
US6632478B2 (en) * 2001-02-22 2003-10-14 Applied Materials, Inc. Process for forming a low dielectric constant carbon-containing film
US20030032305A1 (en) * 2001-08-07 2003-02-13 Applied Materials, Inc. Method of depositing low dielectric constant carbon doped silicon oxide
US20040201108A1 (en) * 2003-04-14 2004-10-14 Sony Corporation Semiconductor device and method for manufacturing the same
US20070145639A1 (en) * 2005-10-18 2007-06-28 Canon Kabushiki Kaisha Imprint method, imprint apparatus, and process for producing chip

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110201173A1 (en) * 2010-02-18 2011-08-18 Elpida Memory, Inc Semiconductor device and method of fabricating the same
US8242004B2 (en) * 2010-02-18 2012-08-14 Elpida Memory, Inc. Semiconductor device and method of fabricating the same

Also Published As

Publication number Publication date
US7790049B2 (en) 2010-09-07
US20080047932A1 (en) 2008-02-28
JP2008078617A (en) 2008-04-03

Similar Documents

Publication Publication Date Title
US7790049B2 (en) Production process of structure
JP5059608B2 (en) Recess structure forming method using reverse tone processing
US4738916A (en) Intermediate layer material of three-layer resist system
US7357876B2 (en) Eliminating printability of sub-resolution defects in imprint lithography
KR100354598B1 (en) Resist image reversal by means of spun-on-glass
US7323417B2 (en) Method of forming a recessed structure employing a reverse tone process
US20060014108A1 (en) Resist pattern forming method based on near-field exposure, and substrate processing method and device manufacturing method using the resist pattern forming method
JP5264237B2 (en) Nanostructure and method for producing nanostructure
US6946390B2 (en) Photolithographic production of trenches in a substrate
TW505976B (en) Method for forming micro-pattern of semiconductor device
US7638267B2 (en) Pattern forming method and manufacturing method of semiconductor device
KR101789921B1 (en) Method of manufacturing a nano thin-layer pattern structure
KR101369736B1 (en) Manufacturing method of mold for nanolens array and manufacturing method of nanolens array using mold manufactured by the same
KR20090011933A (en) Method for manufacturing semiconductor device
JP2007273665A (en) Mold and method of manufacturing same
US7906272B2 (en) Method of forming a pattern of a semiconductor device
Joubert et al. Plasma polymerized organosilane network polymers: high-performance resists for positive and negative tone deep UV lithography
Yamada et al. Development of spin-on metal hardmask (SOMHM) for advanced node
US11886116B2 (en) Multiple patterning with organometallic photopatternable layers with intermediate freeze steps
US7897301B2 (en) Fine pattern forming method and stamper
US20050277066A1 (en) Selective etch process for step and flash imprint lithography
CN115729032A (en) Imprint mold, method of manufacturing imprint mold, and method of manufacturing regenerated imprint mold
JPH06258816A (en) Production of phase shift mask
JPH06194846A (en) Method for forming resist pattern

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION