US20100133647A1 - Semiconductor devices and semiconductor device manufacturing methods - Google Patents
Semiconductor devices and semiconductor device manufacturing methods Download PDFInfo
- Publication number
- US20100133647A1 US20100133647A1 US12/591,718 US59171809A US2010133647A1 US 20100133647 A1 US20100133647 A1 US 20100133647A1 US 59171809 A US59171809 A US 59171809A US 2010133647 A1 US2010133647 A1 US 2010133647A1
- Authority
- US
- United States
- Prior art keywords
- well
- region
- conductive type
- forming
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 57
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 15
- 239000000758 substrate Substances 0.000 claims abstract description 114
- 238000005530 etching Methods 0.000 claims abstract description 17
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 17
- 239000010703 silicon Substances 0.000 claims abstract description 17
- 239000012212 insulator Substances 0.000 claims abstract description 11
- 230000002093 peripheral effect Effects 0.000 claims abstract description 9
- 210000000746 body region Anatomy 0.000 claims description 49
- 238000000034 method Methods 0.000 claims description 37
- 239000011810 insulating material Substances 0.000 claims description 11
- 239000000463 material Substances 0.000 claims description 10
- 229910044991 metal oxide Inorganic materials 0.000 claims description 4
- 150000004706 metal oxides Chemical class 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 21
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 14
- 230000000052 comparative effect Effects 0.000 description 5
- 239000007943 implant Substances 0.000 description 4
- 238000002513 implantation Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 239000013589 supplement Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
- H01L27/1207—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI combined with devices in contact with the semiconductor body, i.e. bulk/SOI hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7841—Field effect transistors with field effect produced by an insulated gate with floating body, e.g. programmable transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/20—DRAM devices comprising floating-body transistors, e.g. floating-body cells
Definitions
- the inventive concepts relate to semiconductor devices and semiconductor device manufacturing methods, and more particularly, to semiconductor device manufacturing methods capable of forming memory cells having a localized silicon on insulator (SOI) structure, the SOI structure localized to one or more regions by using selective etching methods.
- SOI silicon on insulator
- a one-transistor (1-T) dynamic random access memory is a memory implemented by using a single transistor without including a capacitor.
- the 1-T DRAM can be manufactured by performing a simple process and has an improved sensing margin.
- the 1-T DRAM should be implemented on an SOI wafer and manufacturing costs increase due to the increased cost of an SOI wafer. Also, since SOI wafer properties are not yet completely verified, the 1-T DRAM cannot be manufactured as a stand-alone type and should be manufactured as an embedded type.
- the inventive concepts provide semiconductor device manufacturing methods capable of forming a memory cell having a silicon on insulator (SOI) structure in one or more localized regions of a bulk substrate by using selective etching.
- SOI silicon on insulator
- methods of manufacturing semiconductor devices including forming one or more floating body patterns in a region of a bulk substrate, dividing the region of the bulk substrate into a lower bulk substrate region and a floating body region by etching lower regions of the one or more floating body patterns and filling a region between the floating body region and the lower bulk substrate region with an insulating material.
- the methods including forming a well in a bulk substrate of a first conductive type and forming a silicon on insulator (SOI) structure in the well.
- the forming of the SOI structure may include forming one or more floating body patterns in the well, dividing the well into a lower well, region and a floating body region by etching lower regions of the one or more floating body patterns and filling a region between the floating body region and the lower well region with an insulating material.
- a plurality of wells may be formed including a second well of a second conductive type in the bulk substrate of the first conductive type and forming a third well of the first conductive type in the second well of the second conductive type.
- the forming of the well may include forming the well of the first conductive type in the second well.
- the forming of the SOI structure may include forming the SOI structure in the well of the first conductive type.
- a semiconductor device including forming a plurality of wells in a first region of a bulk substrate of a first conductive type and forming a silicon on insulator (SOI) structure including a portion of the bulk substrate, in which the plurality of wells are not formed.
- the forming of the SOI structure may include forming one or more floating body patterns in the portion of the bulk substrate, in which the plurality of wells are not formed; dividing the portion of the bulk substrate, in which the plurality of wells are not formed, into a substrate region and a floating body region by etching lower portions of the one or more floating body patterns; and filling a portion between the floating body region and the substrate region with an insulating material.
- semiconductor devices including a substrate region of a first conductive type bulk substrate, an insulating region in the substrate region and a floating body region on the insulating region and separated from the substrate region by the insulating region, the floating body region and the substrate region including materials having similar characteristics.
- semiconductor devices including a localized silicon on insulator (SOI) structure including a substrate region of a first conductive type bulk substrate, a well in the substrate region, an insulating region in the well, and a floating body region on the insulating region and separated from the well by the insulating region, the floating body region and the well including materials having similar characteristics.
- SOI silicon on insulator
- semiconductor devices including a localized silicon on insulator (SOI) structure including a first substrate region of a first conductive type bulk substrate, a plurality of wells in the first substrate region, an insulating region in a second substrate region of the bulk substrate and a floating body region on the insulating region and separated from the second substrate region by the insulating region, the second substrate region and the floating body region including materials having similar characteristics.
- SOI silicon on insulator
- FIGS. 1-11 represent non-limiting, example embodiments as described herein.
- FIG. 1 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts
- FIGS. 2A-2C are cross-sectional diagrams illustrating a method of manufacturing the semiconductor device shown in FIG. 1 according to example embodiments of the inventive concepts;
- FIGS. 3A-3G are perspective diagrams illustrating a method of forming a silicon on insulator (SOI) structure according to example embodiments of the inventive concepts
- FIG. 4 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts.
- FIG. 5 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts.
- FIG. 6 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts.
- FIG. 7 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts.
- FIGS. 8A-8G are perspective diagrams illustrating a method of forming an SOI structure according to example embodiments of the inventive concepts
- FIGS. 9A-9F are perspective diagrams illustrating a method of forming an SOI structure according to example embodiments of the inventive concepts.
- FIG. 10 is a cross-sectional diagram of a semiconductor device according to a comparative example of the inventive concepts.
- FIG. 11 is a cross-sectional view of a semiconductor device according to a comparative example of the inventive concepts.
- Example embodiments of the inventive concepts will now be described more fully with reference to the accompanying drawings, in which example embodiments are shown.
- Example embodiments may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of example embodiments to those of ordinary skill in the art.
- the thicknesses of layers and regions are exaggerated for clarity.
- Like reference numerals in the drawings denote like elements, and thus their description will be omitted.
- first”, “second”, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of example embodiments of the inventive concepts.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the exemplary term “below” can encompass both an orientation of above and below. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
- Example embodiments of the inventive concepts are described herein with reference to cross-sectional illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of example embodiments. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, example embodiments should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle may have rounded or curved features and/or a gradient of implant concentration at its edges rather than a binary change from implanted to non-implanted region.
- a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place.
- the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of example embodiments of the inventive concepts.
- FIG. 1 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts.
- the semiconductor device may include a substrate region 110 , first through third wells 120 , 130 , and 140 , and a silicon on insulator (SOI) structure 150 .
- the SOI structure may be in the third well 140 .
- the SOI structure 150 may include an insulating region 170 and body regions 181 , 182 , and 183 .
- the insulating region 170 and the body regions 181 , 182 , and 183 may be formed by, for example, selectively etching an upper region of the third well 140 .
- the third well 140 and the body regions 181 , 182 , and 183 may be of materials having similar characteristics.
- the SOI structure 150 in the third well 140 may be separated from components in the first and second wells 120 and 130 , different bias voltages may be applied to the SOI structure and the components in the first and second wells 120 and 130 .
- Memory cells e.g., one-transistor (1-T) dynamic random access memory (DRAM) cells
- driving circuits for driving the memory cells may be on the first and second wells 120 and 130 .
- the memory cells on the third well 140 may be electrically separated from the driving circuits on the first and second wells 120 and 130 .
- Different bias voltages may be applied to the memory cells and the driving circuits. Table 1 shows examples of applicable bias voltages. If the bias voltages shown in Table 1 are applied, a PNP latch phenomenon may be prevented and/or reduced.
- a p-channel metal-oxide semiconductor (PMOS) transistor 161 may be on the first well 120 and an n-channel metal-oxide semiconductor (NMOS) transistor 162 may on the second well 130 .
- 1T-DRAM cells 191 - 197 may be on the third well 140 .
- the PMOS transistor 161 and the NMOS transistor 162 may be peripheral circuits for driving the 1T-DRAM cells 191 - 197 .
- the 1T-DRAM cells 191 - 197 and the peripheral circuits may be driven by applying different bias voltages to the first through third wells 120 , 130 , and 140 . For example, as shown in Table 1, a negative back bias voltage may be applied to the substrate region 110 .
- the substrate region 110 and the second and third wells 130 and 140 are shown as p-type, and the first well 120 is shown as n-type in FIG. 1 , example embodiments of the inventive concepts are not limited thereto.
- FIGS. 2A-2C are cross-sectional diagrams for describing a method of manufacturing the semiconductor device illustrated in FIG. 1 according to example embodiments of the inventive concepts.
- the n-type first well 120 may be formed in the p-type substrate region 110 .
- the p-type second and third wells 130 and 140 may be formed in the first well 120 .
- the second and third wells 130 and 140 may be formed in two side regions of the first well 120 so as not to be adjacent to each other.
- an SOI structure may be formed in the third well 140 .
- the insulating region 170 and the body regions 181 - 183 may be formed by using a selective etching method (e.g., a selective etching method according to example embodiments described with respect to FIG. 3 ).
- a selective etching method e.g., a selective etching method according to example embodiments described with respect to FIG. 3 .
- a PMOS transistor may be formed on the first well 120 and an NMOS transistor may be formed on the second well 130 .
- 1T-DRAM cells 191 - 197 may be formed on the third well 140 .
- FIGS. 3A-3G are perspective diagrams for describing a method of forming an SOI structure according to example embodiments of the inventive concepts.
- two side regions of a semiconductor substrate may be patterned from a top surface of the semiconductor substrate.
- the semiconductor substrate may be a bulk substrate formed from a bulk wafer.
- a body line pattern 350 may be formed between the patterned regions and a substrate region 310 may be under the body line pattern 350 .
- insulating films 330 may be formed by filling the patterned regions with an insulating material. As a result, the insulating films 330 may be on both side surfaces of the body line pattern 350 .
- the body line pattern 350 and the insulating films 330 may be patterned in a Z direction to form a plurality of body patterns 350 ′ and a plurality of insulating patterns 330 ′.
- the patterning may be performed from top surfaces of the body line pattern 350 and the insulating films 330 .
- the body line pattern 350 illustrated in FIGS. 3A and 3B may be different from the body patterns 350 ′ illustrated in FIG. 3C .
- the bulk substrate may be patterned in a major axis direction (e.g., Y direction) so as to form the body line pattern 350 that extends in the Y direction.
- a major axis direction e.g., Y direction
- the two side regions of the body line pattern 350 may be filled with the insulating films 330 .
- the body line pattern 350 and the insulating films 330 may be patterned in a major axis direction (e.g., Z direction) that is perpendicular to the Y direction in which the body line pattern 350 extends, so as to form the body patterns 350 ′ that extend in the Z direction.
- a height of the body patterns 350 ′ illustrated in FIG. 3C may be less than the height of the body line pattern 350 illustrated in FIGS. 3A and 3B .
- top surface regions 380 of the body line pattern 350 and the insulating films 330 which are not desired to be patterned, may be masked and regions which are not masked may be patterned.
- side surfaces 384 of the patterned regions may be masked and the bottom surfaces 386 may be exposed.
- the side surfaces 384 may be masked with the bottom surfaces 386 and then the bottom surfaces 386 unmasked.
- example embodiments of the inventive concepts are not limited thereto.
- lower regions of the body patterns 350 ′ may be selectively etched through the bottom surfaces 386 which are exposed.
- a bulk region under the body patterns 350 ′ may be etched through the bottom surfaces 386 by using, for example, a selective wet etching method or a selective dry etching method so as to expose a bottom surface 388 of the bulk region under the body patterns 350 ′.
- the top surface regions 380 and the side surfaces 384 of the body patterns 350 ′ and the insulating patterns 330 ′ may be removed.
- the body patterns 350 ′ may be completely separated from the substrate region 310 so as to form body regions 350 ′′.
- the bulk substrate may be divided into the substrate region 310 and the body regions 350 ′′.
- etched regions illustrated in FIG. 3F may be filled with the insulating material.
- the etched bulk region under the body regions 350 ′′ and regions between the body regions 350 ′′ may be filled with an insulating material so as to form an insulating region 330 ′′.
- the insulating region 330 ′′ may provide support for the body regions 350 ′′.
- the substrate region 310 , the insulating region 330 ′′, and the body regions 350 ′′ may respectively correspond to the third well 140 , the insulating region 170 , and the body regions 181 , 182 , and 183 illustrated in FIG. 1 .
- the method illustrated in FIGS. 3A-3G may be used to form a plurality of body regions on a semiconductor substrate. For example, the method may be used to form the body regions 181 , 182 , and 183 of the semiconductor device illustrated in FIG. 1 .
- regions of a bulk substrate may be etched in parallel in the first direction similarly to FIG. 3A , so as to form a plurality of body line patterns 350 which extend in the Y direction. Regions between the plurality of body line patterns 350 may be filled with the insulating films 330 similarly to FIG. 3B .
- the bulk substrate may be etched in the Z direction that is perpendicular to the Y direction in which the plurality of body line patterns 350 extend, so as to form body patterns 350 ′ that extend in parallel in the Z direction similarly to FIG. 3C . Side surfaces of the body patterns 350 ′ may be masked similarly to FIG. 3D .
- a bulk region under the body patterns 350 ′ may be etched through a bottom surface between the body patterns 350 ′ which are not masked similarly to FIG. 3F .
- the etched bulk region under the body patterns 350 ′ and regions between the body patterns 350 ′ may be filled with an insulating material similarly to FIG. 3G .
- FIG. 4 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts.
- the semiconductor device may include a substrate region 410 , first and second wells 420 and 430 , and an SOI structure 440 .
- the SOI structure 440 may be in the substrate region 410 .
- FIG. 4 may be different from FIG. 1 in that the SOI structure 440 may be in the substrate region 410 in FIG. 4 , while the SOI structure 150 may be in the third well 140 in FIG. 1 .
- the SOI structure 440 may include an insulating region 470 and body regions 481 and 482 .
- the insulating region 470 and the body regions 481 and 482 may be formed by selectively etching an upper region of the substrate region 410 .
- the substrate region 410 and the body regions 481 and 482 may be of materials having similar characteristics.
- a PMOS transistor 461 may be on the first well 420 and an NMOS transistor 462 may be on the second well 430 .
- 1T-DRAM cells 491 - 493 and 494 - 495 may be on the substrate region 410 .
- the PMOS transistor 461 and the NMOS transistor 462 may be peripheral circuits for driving the 1T-DRAM cells 491 - 493 and 494 - 495 .
- the 1T-DRAM cells 491 - 495 , and the peripheral circuits (the PMOS transistor 461 and the NMOS transistor 462 ) may be driven by applying different bias voltages to the substrate region 410 , the first well 420 and the second well 430 .
- FIG. 5 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts.
- the semiconductor device may include a substrate region 510 , first and second wells 520 and 530 , and an SOI structure 540 .
- the SOI structure 540 may be in the second well 530 .
- FIG. 5 may be different from FIG. 4 in that the SOI structure 540 may be in the second well 530 in FIG. 5 while the SOI structure 440 may be in the substrate region 410 in FIG. 4 .
- the SOI structure 540 may include an insulating region 570 and body regions 581 and 582 .
- FIG. 7 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts.
- the semiconductor device may include a substrate region 710 , first through third wells 720 , 730 , and 740 , and an SOI structure 750 .
- the SOI structure 750 may be in the substrate region 710 .
- the SOI structure 750 may include an insulating region 770 and body regions 781 and 782 .
- the insulating region 770 and the body regions 781 and 782 may be formed by selectively etching an upper region of the substrate region 710 .
- the first well 720 may separate the substrate region 710 from the second and third wells 730 and 740 .
- NMOS transistors 762 and 763 may be on the second well 730 and a PMOS transistor 761 may be on the third well 740 .
- 1T-DRAM cells 791 - 795 may be on the substrate region 710 .
- Different bias voltages may be applied to the substrate region 710 and the first through third wells 720 , 730 , and 740 through voltage reception units 751 - 754 .
- Table 3 may show examples of applicable bias voltages. For example, a positive back bias voltage may be applied to the substrate region 710 . If the bias voltages shown in Table 3 are applied, a PNP latch phenomenon and an NPN latch phenomenon may be prevented and/or reduced.
- FIGS. 8A-8G are perspective diagrams for describing a method of forming an SOI structure according to example embodiments of the inventive concepts.
- a bulk substrate may be etched in a major axis direction (e.g., in a Y direction) so as to form a body line pattern 850 that extends in the Y direction.
- a body line pattern 850 may be filled with insulating films 830 .
- Processes in FIGS. 8A and 8B are identical to the processes in FIGS. 3A and 3B and detailed descriptions thereof will be omitted. Referring to FIG.
- the body line pattern 850 is patterned in a Z direction that is perpendicular to the Y direction in which the body line pattern 850 extends, so as to form a plurality of body patterns 850 ′ that extend in the second direction.
- the insulating films 830 may not be patterned.
- the patterning may be performed from a top surface of the body line pattern 350 .
- top surface regions 880 of the body patterns 850 and the insulating films 830 which are not desired to be patterned, may be masked and regions which are not masked may be patterned.
- side surfaces 884 and bottom surfaces (not shown) of the patterned regions may be masked and then the bottom surfaces may be exposed.
- lower regions of the body patterns 850 ′ may be selectively etched through the bottom surfaces which are exposed, so as to expose a bottom surface 888 of a bulk region under the body patterns 850 ′.
- the top surface regions 880 and the side surfaces 884 of the body patterns 850 ′ and the insulating films 830 may be exposed.
- etched regions illustrated in FIG. 8F may be filled with the insulating material.
- the SOI structure illustrated in FIG. 8G may be identical to the SOI structure illustrated in FIG. 3G .
- FIGS. 9A-9F are perspective diagrams for describing a method of forming an SOI structure according to example embodiments of the inventive concepts.
- insulating films 930 may be formed in a bulk substrate.
- the insulating films 930 may be inserted onto a substrate region 910 that is a bottom region of the bulk substrate.
- the bulk substrate may be etched in a minor axis direction (e.g., Z direction) so as to form a plurality of body line patterns 950 that extend in the minor axis direction. Regions between the body line patterns 950 may be filled with the insulating films 930 .
- regions of the bulk substrate on sides of the insulating films 930 are referred to as the body line patterns 950 and the remaining region of the bulk substrate is referred to as the substrate region 910 .
- FIG. 10 is a cross-sectional diagram of a semiconductor device according to a comparative example embodiment of the inventive concepts.
- an insulating region 1070 and a silicon region 1090 may be on a bulk substrate and wells 1020 , 1030 , and 1040 may be formed by using well implants.
- FIGS. 10 , 11020 , 11030 , and 11040 represent example paths of the well implants. Because the wells 1020 , 1030 , and 1040 may be formed by using the well implants in FIG. 10 , if the insulating region 1070 and the silicon region 1090 are thick, the wells 1020 , 1030 , and 1040 may not be appropriately formed. The insulating region 1070 and the silicon region 1090 may be damaged.
- an SOI structure may be formed by selectively etching an upper region of a well (or a substrate region, not shown), the well (or the substrate region) and a body region of the SOI structure may be formed of materials having similar characteristics.
- the silicon region 1090 is epitaxially grown on the substrate region that is formed under the well, the silicon region 1090 and the substrate region may not be formed of materials having similar characteristics.
- FIG. 11 is a cross-sectional diagram of a semiconductor device according to a comparative example embodiment of the inventive concepts.
- wells 1120 , 1130 , and 1140 may be formed in a bulk substrate and then an insulating region 1171 may be formed on the wells 1120 , 1130 , and 1140 .
- An insulating region 1172 and a silicon region 1190 may be bonded to the insulating region 1171 by using a wafer bonding method.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Semiconductor Memories (AREA)
- Element Separation (AREA)
- Thin Film Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Semiconductor devices and semiconductor device manufacturing methods. The semiconductor device manufacturing methods may form a memory cell having a silicon on insulator (SOI) structure only in one or more localized regions of a bulk semiconductor substrate by use selective etching. Accordingly, a different bias voltage may be applied to a peripheral device than to a memory cell having the SOI structure.
Description
- This application claims priority under 35 U.S.C. §119 to Korean Patent Application No. 10-2008-0120682, filed on Dec. 1, 2008, in the Korean Intellectual. Property Office (KIPO), the entire contents of which is incorporated herein by reference.
- 1. Field
- The inventive concepts relate to semiconductor devices and semiconductor device manufacturing methods, and more particularly, to semiconductor device manufacturing methods capable of forming memory cells having a localized silicon on insulator (SOI) structure, the SOI structure localized to one or more regions by using selective etching methods.
- 2. Description of the Related Art
- A one-transistor (1-T) dynamic random access memory (DRAM) is a memory implemented by using a single transistor without including a capacitor. The 1-T DRAM can be manufactured by performing a simple process and has an improved sensing margin.
- However, the 1-T DRAM should be implemented on an SOI wafer and manufacturing costs increase due to the increased cost of an SOI wafer. Also, since SOI wafer properties are not yet completely verified, the 1-T DRAM cannot be manufactured as a stand-alone type and should be manufactured as an embedded type.
- The inventive concepts provide semiconductor device manufacturing methods capable of forming a memory cell having a silicon on insulator (SOI) structure in one or more localized regions of a bulk substrate by using selective etching.
- According to example embodiments of the inventive concepts, there may be provided methods of manufacturing semiconductor devices, the methods including forming one or more floating body patterns in a region of a bulk substrate, dividing the region of the bulk substrate into a lower bulk substrate region and a floating body region by etching lower regions of the one or more floating body patterns and filling a region between the floating body region and the lower bulk substrate region with an insulating material.
- According to aspects of the inventive concepts, there may be provided methods of manufacturing semiconductor devices, the methods including forming a well in a bulk substrate of a first conductive type and forming a silicon on insulator (SOI) structure in the well. The forming of the SOI structure may include forming one or more floating body patterns in the well, dividing the well into a lower well, region and a floating body region by etching lower regions of the one or more floating body patterns and filling a region between the floating body region and the lower well region with an insulating material.
- According to example embodiments of the inventive concepts, a plurality of wells may be formed including a second well of a second conductive type in the bulk substrate of the first conductive type and forming a third well of the first conductive type in the second well of the second conductive type. The forming of the well may include forming the well of the first conductive type in the second well. The forming of the SOI structure may include forming the SOI structure in the well of the first conductive type.
- According to aspects of the inventive concept, there may be provided methods of manufacturing a semiconductor device, the method including forming a plurality of wells in a first region of a bulk substrate of a first conductive type and forming a silicon on insulator (SOI) structure including a portion of the bulk substrate, in which the plurality of wells are not formed. The forming of the SOI structure may include forming one or more floating body patterns in the portion of the bulk substrate, in which the plurality of wells are not formed; dividing the portion of the bulk substrate, in which the plurality of wells are not formed, into a substrate region and a floating body region by etching lower portions of the one or more floating body patterns; and filling a portion between the floating body region and the substrate region with an insulating material.
- According to example embodiments of the inventive concepts, there may be provided semiconductor devices, the semiconductor devices including a substrate region of a first conductive type bulk substrate, an insulating region in the substrate region and a floating body region on the insulating region and separated from the substrate region by the insulating region, the floating body region and the substrate region including materials having similar characteristics.
- According to example embodiments of the inventive concepts, there may be provided semiconductor devices, the semiconductor devices including a localized silicon on insulator (SOI) structure including a substrate region of a first conductive type bulk substrate, a well in the substrate region, an insulating region in the well, and a floating body region on the insulating region and separated from the well by the insulating region, the floating body region and the well including materials having similar characteristics.
- According to example embodiments of the inventive concepts, there may be provided semiconductor devices, including a localized silicon on insulator (SOI) structure including a first substrate region of a first conductive type bulk substrate, a plurality of wells in the first substrate region, an insulating region in a second substrate region of the bulk substrate and a floating body region on the insulating region and separated from the second substrate region by the insulating region, the second substrate region and the floating body region including materials having similar characteristics.
- Example embodiments of the inventive concepts will be more clearly understood from the following brief description taken in conjunction with the accompanying drawings.
FIGS. 1-11 represent non-limiting, example embodiments as described herein. -
FIG. 1 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts; -
FIGS. 2A-2C are cross-sectional diagrams illustrating a method of manufacturing the semiconductor device shown inFIG. 1 according to example embodiments of the inventive concepts; -
FIGS. 3A-3G are perspective diagrams illustrating a method of forming a silicon on insulator (SOI) structure according to example embodiments of the inventive concepts; -
FIG. 4 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts; -
FIG. 5 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts; -
FIG. 6 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts; -
FIG. 7 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts; -
FIGS. 8A-8G are perspective diagrams illustrating a method of forming an SOI structure according to example embodiments of the inventive concepts; -
FIGS. 9A-9F are perspective diagrams illustrating a method of forming an SOI structure according to example embodiments of the inventive concepts; -
FIG. 10 is a cross-sectional diagram of a semiconductor device according to a comparative example of the inventive concepts; and -
FIG. 11 is a cross-sectional view of a semiconductor device according to a comparative example of the inventive concepts. - It should be noted that these Figures are intended to illustrate the general characteristics of methods, structure and/or materials utilized in certain example embodiments of the inventive concepts and to supplement the written description provided below. These drawings are not, however, to scale and may not precisely reflect the precise structural or performance characteristics of any given embodiment, and should not be interpreted as defining or limiting the range of values or properties encompassed by example embodiments of the inventive concepts. For example, the relative thicknesses and positioning of molecules, layers, regions and/or structural elements may be reduced or exaggerated for clarity. The use of similar or identical reference numbers in the various drawings is intended to indicate the presence of a similar or identical element or feature.
- Example embodiments of the inventive concepts will now be described more fully with reference to the accompanying drawings, in which example embodiments are shown. Example embodiments may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of example embodiments to those of ordinary skill in the art. In the drawings, the thicknesses of layers and regions are exaggerated for clarity. Like reference numerals in the drawings denote like elements, and thus their description will be omitted.
- It will be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present. Like numbers indicate like elements throughout. As used herein the term “and/or” includes any and all combinations of one or more of the associated listed items. Other words used to describe the relationship between elements or layers should be interpreted in a like fashion (e.g., “between” versus “directly between,” “adjacent” versus “directly adjacent,” “on” versus “directly on”).
- It will be understood that, although the terms “first”, “second”, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of example embodiments of the inventive concepts.
- Spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the exemplary term “below” can encompass both an orientation of above and below. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments of the inventive concepts. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- Example embodiments of the inventive concepts are described herein with reference to cross-sectional illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of example embodiments. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, example embodiments should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle may have rounded or curved features and/or a gradient of implant concentration at its edges rather than a binary change from implanted to non-implanted region. Likewise, a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of example embodiments of the inventive concepts.
- Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which inventive concepts belong. It will be further understood that terms, such as those defined in commonly-used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
-
FIG. 1 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts. Referring toFIG. 1 , the semiconductor device may include asubstrate region 110, first throughthird wells structure 150. The SOI structure may be in thethird well 140. TheSOI structure 150 may include aninsulating region 170 andbody regions insulating region 170 and thebody regions third well 140. Thethird well 140 and thebody regions - Because the
SOI structure 150 in thethird well 140 may be separated from components in the first andsecond wells second wells - Memory cells (e.g., one-transistor (1-T) dynamic random access memory (DRAM) cells) may be on the
SOI structure 150 in thethird well 140 and driving circuits for driving the memory cells may be on the first andsecond wells third well 140 may be electrically separated from the driving circuits on the first andsecond wells -
TABLE 1 V110 (substrate region) <= 0 V V120 (first well) >= V110 (substrate region) V120 (first well) >= 0 V V130, V140 (second well, third well) <= 0 V V120 (first well) > V130, V140 (second well, third well) - A p-channel metal-oxide semiconductor (PMOS)
transistor 161 may be on thefirst well 120 and an n-channel metal-oxide semiconductor (NMOS)transistor 162 may on thesecond well 130. 1T-DRAM cells 191-197 may be on thethird well 140. ThePMOS transistor 161 and theNMOS transistor 162 may be peripheral circuits for driving the 1T-DRAM cells 191-197. The 1T-DRAM cells 191-197 and the peripheral circuits (thePMOS transistor 161 and the NMOS transistor 162) may be driven by applying different bias voltages to the first throughthird wells substrate region 110. - Although the
substrate region 110 and the second andthird wells first well 120 is shown as n-type inFIG. 1 , example embodiments of the inventive concepts are not limited thereto. -
FIGS. 2A-2C are cross-sectional diagrams for describing a method of manufacturing the semiconductor device illustrated inFIG. 1 according to example embodiments of the inventive concepts. Referring toFIG. 2A , the n-type first well 120 may be formed in the p-type substrate region 110. The p-type second andthird wells first well 120. The second andthird wells FIG. 2B , an SOI structure may be formed in thethird well 140. Theinsulating region 170 and the body regions 181-183 may be formed by using a selective etching method (e.g., a selective etching method according to example embodiments described with respect toFIG. 3 ). Referring toFIG. 2C , a PMOS transistor may be formed on thefirst well 120 and an NMOS transistor may be formed on thesecond well 130. 1T-DRAM cells 191-197 may be formed on thethird well 140. -
FIGS. 3A-3G are perspective diagrams for describing a method of forming an SOI structure according to example embodiments of the inventive concepts. Referring toFIG. 3A , two side regions of a semiconductor substrate may be patterned from a top surface of the semiconductor substrate. The semiconductor substrate may be a bulk substrate formed from a bulk wafer. Abody line pattern 350 may be formed between the patterned regions and asubstrate region 310 may be under thebody line pattern 350. Referring toFIG. 3B , insulatingfilms 330 may be formed by filling the patterned regions with an insulating material. As a result, the insulatingfilms 330 may be on both side surfaces of thebody line pattern 350. - Referring to
FIG. 3C , thebody line pattern 350 and the insulatingfilms 330 may be patterned in a Z direction to form a plurality ofbody patterns 350′ and a plurality of insulatingpatterns 330′. InFIG. 3C , the patterning may be performed from top surfaces of thebody line pattern 350 and the insulatingfilms 330. Thebody line pattern 350 illustrated inFIGS. 3A and 3B may be different from thebody patterns 350′ illustrated inFIG. 3C . Referring toFIG. 3A , the bulk substrate may be patterned in a major axis direction (e.g., Y direction) so as to form thebody line pattern 350 that extends in the Y direction. Referring toFIG. 3B , the two side regions of thebody line pattern 350 may be filled with the insulatingfilms 330. Referring toFIG. 3C , thebody line pattern 350 and the insulatingfilms 330 may be patterned in a major axis direction (e.g., Z direction) that is perpendicular to the Y direction in which thebody line pattern 350 extends, so as to form thebody patterns 350′ that extend in the Z direction. - A height of the
body patterns 350′ illustrated inFIG. 3C may be less than the height of thebody line pattern 350 illustrated inFIGS. 3A and 3B . As shown inFIG. 3C ,top surface regions 380 of thebody line pattern 350 and the insulatingfilms 330, which are not desired to be patterned, may be masked and regions which are not masked may be patterned. - Referring to
FIGS. 3D and 3E , side surfaces 384 of the patterned regions may be masked and the bottom surfaces 386 may be exposed. For example, the side surfaces 384 may be masked with the bottom surfaces 386 and then the bottom surfaces 386 unmasked. However, example embodiments of the inventive concepts are not limited thereto. Referring toFIG. 3F , lower regions of thebody patterns 350′ may be selectively etched through the bottom surfaces 386 which are exposed. A bulk region under thebody patterns 350′ may be etched through the bottom surfaces 386 by using, for example, a selective wet etching method or a selective dry etching method so as to expose abottom surface 388 of the bulk region under thebody patterns 350′. Thetop surface regions 380 and the side surfaces 384 of thebody patterns 350′ and the insulatingpatterns 330′ may be removed. Thebody patterns 350′ may be completely separated from thesubstrate region 310 so as to formbody regions 350″. The bulk substrate may be divided into thesubstrate region 310 and thebody regions 350″. - Referring to
FIG. 3G , etched regions illustrated inFIG. 3F may be filled with the insulating material. The etched bulk region under thebody regions 350″ and regions between thebody regions 350″ may be filled with an insulating material so as to form aninsulating region 330″. Theinsulating region 330″ may provide support for thebody regions 350″. InFIG. 3G , thesubstrate region 310, theinsulating region 330″, and thebody regions 350″ may respectively correspond to thethird well 140, theinsulating region 170, and thebody regions FIG. 1 . The method illustrated inFIGS. 3A-3G may be used to form a plurality of body regions on a semiconductor substrate. For example, the method may be used to form thebody regions FIG. 1 . - Several regions of a bulk substrate may be etched in parallel in the first direction similarly to
FIG. 3A , so as to form a plurality ofbody line patterns 350 which extend in the Y direction. Regions between the plurality ofbody line patterns 350 may be filled with the insulatingfilms 330 similarly toFIG. 3B . The bulk substrate may be etched in the Z direction that is perpendicular to the Y direction in which the plurality ofbody line patterns 350 extend, so as to formbody patterns 350′ that extend in parallel in the Z direction similarly toFIG. 3C . Side surfaces of thebody patterns 350′ may be masked similarly toFIG. 3D . A bulk region under thebody patterns 350′ may be etched through a bottom surface between thebody patterns 350′ which are not masked similarly toFIG. 3F . The etched bulk region under thebody patterns 350′ and regions between thebody patterns 350′ may be filled with an insulating material similarly toFIG. 3G . -
FIG. 4 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts. Referring toFIG. 4 , the semiconductor device may include asubstrate region 410, first andsecond wells SOI structure 440. TheSOI structure 440 may be in thesubstrate region 410.FIG. 4 may be different fromFIG. 1 in that theSOI structure 440 may be in thesubstrate region 410 inFIG. 4 , while theSOI structure 150 may be in the third well 140 inFIG. 1 . TheSOI structure 440 may include aninsulating region 470 andbody regions insulating region 470 and thebody regions substrate region 410. Thesubstrate region 410 and thebody regions - A
PMOS transistor 461 may be on thefirst well 420 and anNMOS transistor 462 may be on thesecond well 430. 1T-DRAM cells 491-493 and 494-495 may be on thesubstrate region 410. ThePMOS transistor 461 and theNMOS transistor 462 may be peripheral circuits for driving the 1T-DRAM cells 491-493 and 494-495. The 1T-DRAM cells 491-495, and the peripheral circuits (thePMOS transistor 461 and the NMOS transistor 462) may be driven by applying different bias voltages to thesubstrate region 410, thefirst well 420 and thesecond well 430. -
FIG. 5 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts. Referring toFIG. 5 , the semiconductor device may include asubstrate region 510, first andsecond wells SOI structure 540. TheSOI structure 540 may be in thesecond well 530.FIG. 5 may be different fromFIG. 4 in that theSOI structure 540 may be in the second well 530 inFIG. 5 while theSOI structure 440 may be in thesubstrate region 410 inFIG. 4 . TheSOI structure 540 may include aninsulating region 570 andbody regions insulating region 570 and thebody regions second well 530. Thesecond well 530 and thebody regions PMOS transistor 561 may be on thefirst well 520 and anNMOS transistor 562 may be on thesubstrate region 510. 1T-DRAM cells 591-595 may be on thesecond well 530. -
FIG. 6 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts. Referring toFIG. 6 , the semiconductor device may include asubstrate region 610, first andsecond wells SOI structure 640. TheSOI structure 640 may be in thesubstrate region 610. TheSOI structure 640 may include aninsulating region 670 andbody regions insulating region 670 and thebody regions substrate region 610. - A
PMOS transistor 661 may be on thefirst well 620 andNMOS transistors second well 630. 1T-DRAM cells 691-695 may be on thesubstrate region 610. ThePMOS transistor 661 and theNMOS transistors substrate region 610 and the first andsecond wells voltage reception units 651, 652, and 653. Table 2 shows examples of applicable bias voltages. For example, a negative back bias voltage may be applied to thesubstrate region 610. -
TABLE 2 V610 (substrate region) <= 0 V V620 (first well) >= V610 (substrate region) V620 (first well) >= 0 V V630 (second well) <= 0 V V620 (first well) > V630 (second well) -
FIG. 7 is a cross-sectional diagram of a semiconductor device according to example embodiments of the inventive concepts. Referring toFIG. 7 , the semiconductor device may include asubstrate region 710, first throughthird wells SOI structure 750. TheSOI structure 750 may be in thesubstrate region 710. TheSOI structure 750 may include aninsulating region 770 andbody regions insulating region 770 and thebody regions substrate region 710. - The first well 720 may separate the
substrate region 710 from the second andthird wells NMOS transistors second well 730 and aPMOS transistor 761 may be on thethird well 740. 1T-DRAM cells 791-795 may be on thesubstrate region 710. Different bias voltages may be applied to thesubstrate region 710 and the first throughthird wells substrate region 710. If the bias voltages shown in Table 3 are applied, a PNP latch phenomenon and an NPN latch phenomenon may be prevented and/or reduced. -
TABLE 3 V710 (substrate region) >= 0 V V720 (first well) >= V710 (substrate region) V730 (second well) <= 0 V V730 (second well) > V720 (first well) V740 (third well) >= 0 V V740 (third well) > V730 (second well) -
FIGS. 8A-8G are perspective diagrams for describing a method of forming an SOI structure according to example embodiments of the inventive concepts. Referring toFIG. 8A , a bulk substrate may be etched in a major axis direction (e.g., in a Y direction) so as to form abody line pattern 850 that extends in the Y direction. Referring toFIG. 8B , two side regions of thebody line pattern 850 may be filled with insulatingfilms 830. Processes inFIGS. 8A and 8B are identical to the processes inFIGS. 3A and 3B and detailed descriptions thereof will be omitted. Referring toFIG. 8C , thebody line pattern 850 is patterned in a Z direction that is perpendicular to the Y direction in which thebody line pattern 850 extends, so as to form a plurality ofbody patterns 850′ that extend in the second direction. UnlikeFIG. 3C , inFIG. 8C , the insulatingfilms 830 may not be patterned. InFIG. 8C , the patterning may be performed from a top surface of thebody line pattern 350. As shown inFIG. 8C ,top surface regions 880 of thebody patterns 850 and the insulatingfilms 830, which are not desired to be patterned, may be masked and regions which are not masked may be patterned. - Referring to
FIGS. 8D and 8E , side surfaces 884 and bottom surfaces (not shown) of the patterned regions may be masked and then the bottom surfaces may be exposed. Referring toFIG. 8F , lower regions of thebody patterns 850′ may be selectively etched through the bottom surfaces which are exposed, so as to expose abottom surface 888 of a bulk region under thebody patterns 850′. Thetop surface regions 880 and the side surfaces 884 of thebody patterns 850′ and the insulatingfilms 830 may be exposed. Referring toFIG. 8G , etched regions illustrated inFIG. 8F may be filled with the insulating material. The SOI structure illustrated inFIG. 8G may be identical to the SOI structure illustrated inFIG. 3G . -
FIGS. 9A-9F are perspective diagrams for describing a method of forming an SOI structure according to example embodiments of the inventive concepts. Referring toFIG. 9A , insulatingfilms 930 may be formed in a bulk substrate. The insulatingfilms 930 may be inserted onto asubstrate region 910 that is a bottom region of the bulk substrate. For example, the bulk substrate may be etched in a minor axis direction (e.g., Z direction) so as to form a plurality ofbody line patterns 950 that extend in the minor axis direction. Regions between thebody line patterns 950 may be filled with the insulatingfilms 930. InFIG. 9A , regions of the bulk substrate on sides of the insulatingfilms 930 are referred to as thebody line patterns 950 and the remaining region of the bulk substrate is referred to as thesubstrate region 910. - Referring to
FIG. 9B , two side regions of the bulk substrate may be patterned in a major axis direction (e.g., Y direction) from the top surface of the bulk substrate. Thebody line patterns 950 and the insulatingfilms 930 are patterned together so as to form a plurality ofbody patterns 950′ on thesubstrate region 910. Two side regions of thebody line patterns 950 and the insulatingfilms 930 may be etched in the Y direction that is perpendicular to the Z direction in which thebody line patterns 950 and the insulatingfilms 930 extend, so as to form thebody patterns 950′ that extend in the Z direction. For example,top surface regions 980 of thebody line patterns 950 and the insulatingfilms 930, which are not desired to be patterned, may be masked and regions which are not masked may be patterned. - Referring to
FIG. 9C , side surfaces 984 andbottom surfaces 986 of the patterned regions may be masked. Referring toFIG. 9D , the bottom surfaces 986 of the patterned regions may be exposed. Referring toFIG. 9E , a bulk region under thebody patterns 950′ may be selectively etched through the bottom surfaces 986 which are exposed, thereby formingbody regions 950″. Because the bulk region may be selectively etched, the insulatingfilms 930 may not be etched. The bulk region under thebody regions 950″ may be etched through the bottom surfaces 986 which are adjacent to thebody regions 950″ and may not be masked. - Referring to
FIG. 9F , thetop surface regions 980 and the side surfaces 984 of thebody regions 950″ and the insulatingfilms 930 may be exposed. Etched regions illustrated inFIG. 9F may be filled with insulating material so as to completely form the SOI structure. The etched bulk region under thebody regions 950″ and the etched side regions of thebody regions 950″ and the insulatingfilms 930 may be filled with the insulating material. -
FIG. 10 is a cross-sectional diagram of a semiconductor device according to a comparative example embodiment of the inventive concepts. Referring toFIG. 10 , aninsulating region 1070 and asilicon region 1090 may be on a bulk substrate andwells FIGS. 10 , 11020, 11030, and 11040 represent example paths of the well implants. Because thewells FIG. 10 , if theinsulating region 1070 and thesilicon region 1090 are thick, thewells insulating region 1070 and thesilicon region 1090 may be damaged. - In comparison, according to example embodiments of the inventive concepts described with respect to
FIGS. 1-9F , because an SOI structure may be formed by selectively etching an upper region of a well (or a substrate region, not shown), the well (or the substrate region) and a body region of the SOI structure may be formed of materials having similar characteristics. According to the comparative example ofFIG. 10 , if it is assumed that thesilicon region 1090 is epitaxially grown on the substrate region that is formed under the well, thesilicon region 1090 and the substrate region may not be formed of materials having similar characteristics. -
FIG. 11 is a cross-sectional diagram of a semiconductor device according to a comparative example embodiment of the inventive concepts. Referring toFIG. 11 ,wells insulating region 1171 may be formed on thewells insulating region 1172 and asilicon region 1190 may be bonded to theinsulating region 1171 by using a wafer bonding method. - While example embodiments of the inventive concepts have been particularly shown and described, it will be understood by one of ordinary skill in the art that variations in form and detail may be made therein without departing from the spirit and scope of the claims.
Claims (20)
1. A method of manufacturing a semiconductor device including a localized silicon on insulator (SOI) structure, the method comprising:
forming one or more floating body patterns in a region of a bulk substrate;
dividing the region of the bulk substrate into a lower bulk substrate region and a floating body region by etching lower regions of the one or more floating body patterns; and
filling a region between the floating body region and the lower bulk substrate region with an insulating material.
2. The method of claim 1 , further comprising:
forming a well in the bulk substrate,
wherein the bulk substrate is of a first conductive type, and
the well includes the region of the bulk substrate.
3. The method of claim 2 , further comprising:
forming a second well of a second conductive type in the bulk substrate; and
forming a third well of the first conductive type in the second well,
wherein the forming of the well includes forming the well of the first conductive type in the second well.
4. The method of claim 3 , wherein the well and the third well are separated from each other.
5. The method of claim 3 , further comprising:
forming a peripheral device including a region of the second well;
forming a second peripheral device including a region of the third well; and
forming a one-transistor (1-T) dynamic random access memory (DRAM) cell including the floating body region.
6. The method of claim 5 , wherein the peripheral device includes one of an n-channel metal-oxide semiconductor (NMOS) transistor and a p-channel metal-oxide semiconductor (PMOS) transistor.
7. The method of claim 2 , further comprising:
forming a second well of a second conductive type in the bulk substrate; and
forming a third well of the first conductive type in the second well,
wherein the forming of the well includes forming the well of the second conductive type in the third well.
8. The method of claim 2 , further comprising:
forming a plurality of insulating regions on end sidewalls of the one or more floating body patterns,
wherein the dividing of the region of the bulk substrate includes forming a mask on the one or more floating body patterns and exposing bottom surfaces of the one or more floating body patterns through the mask,
the etching of the lower regions of the one or more floating body patterns includes selectively etching the lower regions with an isotropic etchant that etches through the bottom surfaces, and
the mask etches at a slower rate than the one or more floating body patterns.
9. The method of claim 1 , further comprising:
forming a plurality of wells in a second region of the bulk substrate,
wherein the bulk substrate is of a first conductive type.
10. The method of claim 9 , wherein the forming of the plurality of wells includes forming a first well of a second conductive type in the bulk substrate, and
forming second and third wells of the first conductive type in the first well.
11. The method of claim 9 , wherein the forming of the plurality of wells includes forming a first well of a second conductive type in the bulk substrate,
forming a second well of the first conductive type in the first well, and
forming a third well of the second conductive type in the second well.
12. The method of claim 9 , wherein the floating body region is separated from the plurality of wells.
13. A semiconductor device including a localized silicon on insulator (SOI) structure, comprising:
a substrate region of a first conductive type bulk substrate;
an insulating region in the substrate region; and
a floating body region on the insulating region and separated from the substrate region by the insulating region, the floating body region and the substrate region including materials having similar characteristics.
14. The semiconductor device of claim 13 , further comprising:
a well in the first conductive type bulk substrate,
wherein the well includes the substrate region.
15. The semiconductor device of claim 14 , further comprising:
a second well of a second conductive type;
a third well of the first conductive type in the second well,
wherein the well is of the first conductive type and in the second well, the well separated from the third well.
16. The semiconductor device of claim 14 , further comprising:
a second well of a second conductive type; and
a third well of the first conductive type in the second well,
wherein the well is of the second conductive type and in the third well.
17. The semiconductor device of claim 13 , further comprising:
a plurality of wells in a second substrate region.
18. The semiconductor device of claim 17 , wherein the plurality of wells include a first well of a second conductive type, and
a second well of the first conductive type in the first well.
19. The semiconductor device of claim 17 , wherein the plurality of wells include a first well of a second conductive type,
a second well of the first conductive type in the first well, and
a third well of the second conductive type in the second well.
20. The semiconductor device of claim 17 , wherein the floating body region is separated from the plurality of wells.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/412,248 US8541841B2 (en) | 2008-12-01 | 2012-03-05 | Semiconductor devices and semiconductor device manufacturing methods |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2008-0120682 | 2008-12-01 | ||
KR1020080120682A KR20100062213A (en) | 2008-12-01 | 2008-12-01 | Semiconductor device and manufacturing method of semiconductor device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/412,248 Continuation US8541841B2 (en) | 2008-12-01 | 2012-03-05 | Semiconductor devices and semiconductor device manufacturing methods |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100133647A1 true US20100133647A1 (en) | 2010-06-03 |
Family
ID=42221999
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/591,718 Abandoned US20100133647A1 (en) | 2008-12-01 | 2009-11-30 | Semiconductor devices and semiconductor device manufacturing methods |
US13/412,248 Active US8541841B2 (en) | 2008-12-01 | 2012-03-05 | Semiconductor devices and semiconductor device manufacturing methods |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/412,248 Active US8541841B2 (en) | 2008-12-01 | 2012-03-05 | Semiconductor devices and semiconductor device manufacturing methods |
Country Status (4)
Country | Link |
---|---|
US (2) | US20100133647A1 (en) |
JP (1) | JP5520583B2 (en) |
KR (1) | KR20100062213A (en) |
CN (2) | CN103531537A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8835278B2 (en) | 2010-11-18 | 2014-09-16 | Imec | Method for forming a buried dielectric layer underneath a semiconductor fin |
US20150122973A1 (en) * | 2013-11-06 | 2015-05-07 | Samsung Electronics Co., Ltd. | Sensing pixel and image sensor including the same |
US9110233B2 (en) | 2012-01-02 | 2015-08-18 | Samsung Electronics Co., Ltd. | Semiconductor devices |
US20170047796A1 (en) * | 2014-04-17 | 2017-02-16 | Valeo Equipements Electriques Moteur | Electrical machine stator with optimised notch filling, and corresponding method for production of the said stator |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9110281B2 (en) | 2011-12-22 | 2015-08-18 | Qualcomm Mems Technologies, Inc. | Vertically etched facets for display devices |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6277703B1 (en) * | 1998-05-15 | 2001-08-21 | Stmicroelectronics S.R.L. | Method for manufacturing an SOI wafer |
US20030146488A1 (en) * | 2001-12-28 | 2003-08-07 | Hajime Nagano | Manufacturing method of partial SOI wafer, semiconductor device using the partial SOI wafer and manufacturing method thereof |
US20040155281A1 (en) * | 2002-12-09 | 2004-08-12 | Kenichi Osada | Semiconductor device formed on a SOI substrate |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5662333A (en) * | 1979-10-26 | 1981-05-28 | Toshiba Corp | Mos type semiconductor memory device and production thereof |
US6211039B1 (en) * | 1996-11-12 | 2001-04-03 | Micron Technology, Inc. | Silicon-on-insulator islands and method for their formation |
JP2001274236A (en) * | 2000-03-24 | 2001-10-05 | Sanyo Electric Co Ltd | Semiconductor device |
KR20030043411A (en) | 2001-11-28 | 2003-06-02 | 삼성전자주식회사 | Circuit for generating internal power supply voltage used in active operation |
JP4282388B2 (en) * | 2003-06-30 | 2009-06-17 | 株式会社東芝 | Semiconductor memory device |
JP2006073627A (en) * | 2004-08-31 | 2006-03-16 | Toshiba Corp | Semiconductor integration device |
US7495279B2 (en) * | 2005-09-09 | 2009-02-24 | Infineon Technologies Ag | Embedded flash memory devices on SOI substrates and methods of manufacture thereof |
JP5145691B2 (en) | 2006-02-23 | 2013-02-20 | セイコーエプソン株式会社 | Semiconductor device |
JP2007242950A (en) * | 2006-03-09 | 2007-09-20 | Toshiba Corp | Semiconductor memory |
JP5528667B2 (en) * | 2007-11-28 | 2014-06-25 | ルネサスエレクトロニクス株式会社 | Semiconductor device and method for controlling semiconductor device |
-
2008
- 2008-12-01 KR KR1020080120682A patent/KR20100062213A/en not_active Application Discontinuation
-
2009
- 2009-11-30 US US12/591,718 patent/US20100133647A1/en not_active Abandoned
- 2009-12-01 CN CN201310379108.1A patent/CN103531537A/en active Pending
- 2009-12-01 CN CN200910246685A patent/CN101752304A/en active Pending
- 2009-12-01 JP JP2009273587A patent/JP5520583B2/en active Active
-
2012
- 2012-03-05 US US13/412,248 patent/US8541841B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6277703B1 (en) * | 1998-05-15 | 2001-08-21 | Stmicroelectronics S.R.L. | Method for manufacturing an SOI wafer |
US20030146488A1 (en) * | 2001-12-28 | 2003-08-07 | Hajime Nagano | Manufacturing method of partial SOI wafer, semiconductor device using the partial SOI wafer and manufacturing method thereof |
US20040155281A1 (en) * | 2002-12-09 | 2004-08-12 | Kenichi Osada | Semiconductor device formed on a SOI substrate |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8835278B2 (en) | 2010-11-18 | 2014-09-16 | Imec | Method for forming a buried dielectric layer underneath a semiconductor fin |
US9110233B2 (en) | 2012-01-02 | 2015-08-18 | Samsung Electronics Co., Ltd. | Semiconductor devices |
US9316789B2 (en) | 2012-01-02 | 2016-04-19 | Samsung Electronics Co., Ltd. | Semiconductor devices and methods of manufacturing the same |
US20150122973A1 (en) * | 2013-11-06 | 2015-05-07 | Samsung Electronics Co., Ltd. | Sensing pixel and image sensor including the same |
US9711675B2 (en) * | 2013-11-06 | 2017-07-18 | Samsung Electronics Co., Ltd. | Sensing pixel and image sensor including the same |
US20170047796A1 (en) * | 2014-04-17 | 2017-02-16 | Valeo Equipements Electriques Moteur | Electrical machine stator with optimised notch filling, and corresponding method for production of the said stator |
Also Published As
Publication number | Publication date |
---|---|
CN101752304A (en) | 2010-06-23 |
CN103531537A (en) | 2014-01-22 |
JP2010130027A (en) | 2010-06-10 |
US8541841B2 (en) | 2013-09-24 |
US20120161277A1 (en) | 2012-06-28 |
JP5520583B2 (en) | 2014-06-11 |
KR20100062213A (en) | 2010-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20220383944A1 (en) | SRAM Cell and Logic Cell Design | |
US9502531B2 (en) | Semiconductor device having fin-type field effect transistor and method of manufacturing the same | |
US20090014806A1 (en) | Semiconductor Device and Method for Manufacturing the Same | |
US8384425B2 (en) | Arrays of transistors with back control gates buried beneath the insulating film of a semiconductor-on-insulator substrate | |
US7888192B2 (en) | Process for forming integrated circuits with both split gate and common gate FinFET transistors | |
US9691753B2 (en) | Zener triggered silicon controlled rectifier with small silicon area | |
TWI459511B (en) | Memory cells | |
US8541841B2 (en) | Semiconductor devices and semiconductor device manufacturing methods | |
US9484458B2 (en) | Semiconductor device including first and second trenches having substantially equal depths | |
US20070278554A1 (en) | Semiconductor memory device and method of forming the same | |
US20090098695A1 (en) | Differential offset spacer | |
KR20120121914A (en) | Systems and methods for a continuous-well decoupling capacitor | |
US8227919B2 (en) | Interconnection structure and electronic device employing the same | |
US9355712B2 (en) | Electromechanical nonvolatile memory | |
JP2009176407A (en) | Semiconductor storage device | |
US20070152280A1 (en) | Semiconductor memory device with triple well structure and method of manufacturing the same | |
US9012957B2 (en) | MOS transistor | |
US8345499B2 (en) | Semiconductor device | |
US8653622B2 (en) | Semiconductor device including transistor and fuse circuit and semiconductor module including the same | |
EP3471144A1 (en) | Semiconductor fin structure with varying height | |
US20130105890A1 (en) | Vertical non-dynamic ram structure | |
CN105590934B (en) | Three-dimensional storage and its manufacturing method | |
US20090212364A1 (en) | Semiconductor substrates and manufacturing methods of the same | |
US20210091090A1 (en) | Memory array with continuous diffusion for bit-cells and support circuitry |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD.,KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, WON-JOO;CHOI, SANG-MOO;LEE, TAE-HEE;AND OTHERS;REEL/FRAME:023625/0064 Effective date: 20091125 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |