US20100105205A1 - Cleaning solution and semicondcutor process using the same - Google Patents
Cleaning solution and semicondcutor process using the same Download PDFInfo
- Publication number
- US20100105205A1 US20100105205A1 US12/259,033 US25903308A US2010105205A1 US 20100105205 A1 US20100105205 A1 US 20100105205A1 US 25903308 A US25903308 A US 25903308A US 2010105205 A1 US2010105205 A1 US 2010105205A1
- Authority
- US
- United States
- Prior art keywords
- opening
- layer
- cleaning solution
- metal
- dielectric layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004140 cleaning Methods 0.000 title claims abstract description 88
- 238000000034 method Methods 0.000 title claims abstract description 59
- 230000008569 process Effects 0.000 title claims abstract description 52
- 229910052751 metal Inorganic materials 0.000 claims abstract description 58
- 239000002184 metal Substances 0.000 claims abstract description 58
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 claims abstract description 42
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims abstract description 31
- -1 triazole compound Chemical class 0.000 claims abstract description 18
- 239000000758 substrate Substances 0.000 claims abstract description 17
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims abstract description 14
- 239000004065 semiconductor Substances 0.000 claims abstract description 13
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 34
- 229910052802 copper Inorganic materials 0.000 claims description 34
- 239000010949 copper Substances 0.000 claims description 34
- 230000009977 dual effect Effects 0.000 claims description 20
- QRUDEWIWKLJBPS-UHFFFAOYSA-N benzotriazole Chemical compound C1=CC=C2N[N][N]C2=C1 QRUDEWIWKLJBPS-UHFFFAOYSA-N 0.000 claims description 18
- 239000012964 benzotriazole Substances 0.000 claims description 18
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 10
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 7
- 229910052719 titanium Inorganic materials 0.000 claims description 7
- 239000010936 titanium Substances 0.000 claims description 7
- 229910052715 tantalum Inorganic materials 0.000 claims description 6
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 claims description 6
- 229910000881 Cu alloy Inorganic materials 0.000 claims description 5
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 claims description 4
- 229910010272 inorganic material Inorganic materials 0.000 claims description 3
- 239000011147 inorganic material Substances 0.000 claims description 3
- 239000011368 organic material Substances 0.000 claims description 3
- 235000012054 meals Nutrition 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 114
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 13
- 238000005530 etching Methods 0.000 description 12
- 239000007789 gas Substances 0.000 description 8
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- 229920000642 polymer Polymers 0.000 description 7
- 239000000463 material Substances 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000005260 corrosion Methods 0.000 description 3
- 230000007797 corrosion Effects 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 229920005588 metal-containing polymer Polymers 0.000 description 3
- 229920000620 organic polymer Polymers 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- 229910000676 Si alloy Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 229910002091 carbon monoxide Inorganic materials 0.000 description 1
- WCCJDBZJUYKDBF-UHFFFAOYSA-N copper silicon Chemical compound [Si].[Cu] WCCJDBZJUYKDBF-UHFFFAOYSA-N 0.000 description 1
- 239000003792 electrolyte Substances 0.000 description 1
- RTZKZFJDLAIYFH-UHFFFAOYSA-N ether Substances CCOCC RTZKZFJDLAIYFH-UHFFFAOYSA-N 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920000052 poly(p-xylylene) Polymers 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 150000004760 silicates Chemical class 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C11—ANIMAL OR VEGETABLE OILS, FATS, FATTY SUBSTANCES OR WAXES; FATTY ACIDS THEREFROM; DETERGENTS; CANDLES
- C11D—DETERGENT COMPOSITIONS; USE OF SINGLE SUBSTANCES AS DETERGENTS; SOAP OR SOAP-MAKING; RESIN SOAPS; RECOVERY OF GLYCEROL
- C11D7/00—Compositions of detergents based essentially on non-surface-active compounds
- C11D7/02—Inorganic compounds
- C11D7/04—Water-soluble compounds
- C11D7/08—Acids
-
- C—CHEMISTRY; METALLURGY
- C11—ANIMAL OR VEGETABLE OILS, FATS, FATTY SUBSTANCES OR WAXES; FATTY ACIDS THEREFROM; DETERGENTS; CANDLES
- C11D—DETERGENT COMPOSITIONS; USE OF SINGLE SUBSTANCES AS DETERGENTS; SOAP OR SOAP-MAKING; RESIN SOAPS; RECOVERY OF GLYCEROL
- C11D7/00—Compositions of detergents based essentially on non-surface-active compounds
- C11D7/22—Organic compounds
- C11D7/32—Organic compounds containing nitrogen
- C11D7/3281—Heterocyclic compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/0206—Cleaning during device manufacture during, before or after processing of insulating layers
- H01L21/02063—Cleaning during device manufacture during, before or after processing of insulating layers the processing being the formation of vias or contact holes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76811—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving multiple stacked pre-patterned masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76813—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving a partial via etch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76814—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
-
- C11D2111/22—
Definitions
- the present invention relates to a semiconductor process, and more particularly to a cleaning solution and a semiconductor process using the same.
- the dimension of a device is getting smaller as the semiconductor technology is getting developed.
- the surface area of the chip is not sufficient to fabricate the required interconnections in a single layer, so that a design including more than two layers of metal interconnections is adopted in the VLSI technology.
- the dual damascene process is a widely used metal interconnection technology due to the advantages of improving the device reliability and increasing the production.
- the dual damascene process includes forming a dual damascene opening and filling a metal in the dual damascene opening.
- a cleaning process is performed before the step of filling the metal in the dual damascene opening.
- Hydrofluoric acid (HF) is usually used as a cleaning solution in the cleaning process.
- HF Hydrofluoric acid
- TiN titanium nitride
- the HF cleaning solution cannot remove the residues effectively and is easy to cause the copper loss in the copper layer exposed by the dual damascene opening; thus, the device feature of the copper layer is affected and the yield of the product is reduced.
- the present invention provides a semiconductor process to prevent the surface of the metal layer exposed by the opening from being corroded by the cleaning solution.
- the present invention also provides a cleaning solution, which can clean the opening and prevent the surface of the metal layer exposed by the opening from being corroded.
- the present invention provides a semiconductor process. First, a metal layer, a dielectric layer and a patterned hard mask layer are sequentially formed on a substrate. Thereafter, a portion of the dielectric layer is removed to form an opening exposing the metal layer. Afterwards, a cleaning solution is used to clean the opening.
- the cleaning solution includes a triazole compound with a content of 0.00275 to 3 wt %, sulfuric acid with a content of 1 to 10 wt %, hydrofluoric acid with a content of 1 to 200 ppm and water.
- the triazole compound includes benzotriazole (BTA), for example.
- the metal layer includes a first metal.
- the first meal includes copper, for example.
- the metal layer includes copper or copper alloy, for example.
- the patterned hard mask layer includes a second metal, and the second metal is different from the first metal.
- the second metal includes titanium or tantalum, for example.
- the patterned hard mask layer includes titanium, titanium nitride, tantalum, tantalum nitride or combinations thereof, for example.
- the opening includes a dual damascene opening.
- the opening includes a via opening.
- the dielectric layer includes an inorganic material or an organic material, for example.
- the process further includes performing another cleaning step by introducing DI water with CO 2 .
- the present invention also provides a cleaning solution for cleaning an opening in a dielectric layer, wherein the dielectric layer is disposed on a substrate, the opening exposes a metal layer disposed between the dielectric layer and the substrate, and a patterned hard mask layer is disposed on the dielectric layer.
- the cleaning solution includes a triazole compound with a content of 0.00275 to 3 wt %, sulfuric acid with a content of 1 to 10 wt %, hydrofluoric acid with a content of 1 to 200 ppm and water.
- the triazole compound comprises benzotriazole.
- the cleaning solution including a triazole compound, sulfuric acid, hydrofluoric acid and water to clean the opening can effectively remove the residues generated during the step of forming the opening, especially the polymers formed from the metal-containing hard mask layer.
- the triazole compound can prevent the metal layer exposed by the opening from being corroded.
- the semiconductor process and the cleaning solution of the present invention can reduce the possibility of having an incomplete turning on, a leakage or a short, so that the yield of the product is increased.
- FIGS. 1A to 1F schematically illustrate cross-section views of a semiconductor process according to an embodiment of the present invention.
- a metallic material such as titanium nitride (TiN) is used in a hard mask layer in a dual damascene process.
- the residues include polymers formed from the etching gases, organic polymers formed from the etching gases and the dielectric layer and metal-containing polymers formed from the etching gases and the TiN hard mask layer, so that the conventional HF cleaning solution cannot remove the formed residues effectively.
- the dual damascene opening exposes two kinds of the metals, one of which is titanium of the TiN hard mask layer on the sidewall of the dual damascene opening, and the other of which is copper of the copper layer exposed at the bottom of the dual damascene opening.
- the conventional HF cleaning solution has become a good electrolyte, so that the Galvanic effect is generated, the surface of the copper layer is corroded, and the copper loss is caused.
- the present invention provides a semiconductor process in which the cleaning solution can achieve the purpose of effective cleaning and copper loss is avoided.
- the cleaning solution includes a triazole compound with a content of 0.00275 to 3 wt %, sulfuric acid with a content of 1 to 10 wt %, hydrofluoric acid with a content of 1 to 200 ppm and water.
- FIGS. 1A to 1F schematically illustrate cross-section views of a semiconductor process according to an embodiment of the present invention.
- the substrate 100 may be a P-type doped silicon substrate, a N-type doped silicon substrate, an epitaxial silicon substrate, a gallium arsenide (GaAs) substrate, an indium phosphide (InP) substrate or a silicon germanium (SiGe) substrate.
- the metal layer 102 may be a conductive line, such as a copper line, in the interconnection process.
- the metal layer 102 includes a copper-containing material such as copper or copper alloy.
- the copper alloy may be a copper silicon alloy.
- the dielectric layer 104 may include a low dielectric constant material (dielectric constant k ⁇ 4).
- the low k material may be an inorganic material such as hydrogen silsesquioxane (HSQ) or fluorinated silicate glass (FSG), or an organic material such as fluorinated poly-(arylene ether) (Flare), poly-(arylene either) (SILK) or parylene.
- the method of forming the dielectric layer 104 includes performing a chemical vapor deposition (CVD) process, for example.
- the hard mask layer 106 includes a titanium-containing material such as titanium or TiN, a tantalum-containing material such as tantalum or tantalum nitride (TaN), or combinations thereof.
- the method of forming the hard mask layer 106 includes performing a CVD process or a physical vapor deposition (PVD) process, for example.
- an etching process is performed, using the photoresist layer 107 ( FIG. 1A ) as a mask, to transfer the trench pattern 107 a to a portion of the dielectric layer 104 , so as to form an opening 112 in the dielectric layer 104 . Thereafter, the photoresist layer 107 is removed. Afterwards, a photoresist layer 108 having a via opening pattern 108 a is formed on the substrate 100 .
- the method of removing the portion of the dielectric layer 104 includes performing a dry etching process, and the etching gases include CHF 3 , CF 4 , CH 4 and Ar, for example.
- a portion of the dielectric layer 104 is removed, using the photoresist layer 108 as a mask, so as to transfer the via opening pattern 108 a to the dielectric layer 104 ; thus, an opening 110 without exposing the metal layer 102 is formed.
- the method of removing the portion of the dielectric layer 104 includes performing a dry etching process, and the etching gases include C 4 H 8 , CF 4 , CHF 3 , N 2 and Ar, for example.
- the photoresist layer 108 is removed. Afterwards, a portion of the dielectric layer 104 is removed, using the patterned hard mask layer 106 a as a mask, so as to form a trench 112 a and a via opening 110 a which exposes the metal layer 102 .
- the trench 112 a may be an opening for forming a conductive line.
- the via opening 110 a and the trench 112 a form the opening 114 , so that the opening 114 is a dual damascene opening.
- the method of removing the portion of the dielectric layer 104 includes performing a dry etching process, and the etching gases include CF 4 , CO and Ar, for example.
- residues are generated in the opening 114 and on the surface of the patterned hard mask layer 106 a .
- the residues include organic polymers formed from the etching gases and the dielectric layer 104 , and metal-containing polymers formed from the etching gases and the metal of the patterned hard mask layer 106 a .
- the residues may cause a profile change of the opening 114 , an incomplete turning on, a leakage or a short, so that the reliability of the device is reduced. Accordingly, the residues have to be removed completely.
- a cleaning solution C is used to clean the opening 114 .
- the cleaning solution C for removing the polymers generated from the etching process includes a triazole compound with a content of 0.0275 to 3 wt %, sulfuric acid with a content of 1 to 10 wt %, hydrofluoric acid with a content of 1 to 200 ppm and water.
- the sulfuric acid can effectively remove the polymers formed from the metal-containing hard mask layer.
- the triazole compound forms a protective film on the surface of the metal layer 102 to prevent the metal layer 102 from being corroded.
- the triazole compound reacts with the surface of the metal layer 102 to form a chelating complex to avoid the metal layer 102 from being in contact with the cleaning solution C.
- the triazole compound such as benzotritriazolele (BTA) reacts with the surface copper of the metal layer 102 to form a copper-containing chelating complex.
- the chelating complex is like a protective film covering the surface of the metal layer 102 , so that the metal layer 102 is protected and the Galvanic effect is avoided; in other words, the metal layer 102 is not corroded so that the reliability of the device is enhanced.
- the cleaning solution C can remove the organic polymers and metal-containing polymers formed in the opening 114 , and protect the metal layer 102 exposed by the opening 114 from being corroded or damaged during the etching process.
- another cleaning step is performed by introducing de-ionized (DI) water.
- DI de-ionized
- CO 2 is introduced simultaneously to further prevent loss of the metal layer 102 exposed by the opening 114 in the cleaning process.
- the introduced amount of CO 2 is the amount which can reduce the water resistance to about 9000-1000 K ohm.
- a conductive layer 116 is formed on the substrate 100 to fill the opening 114 .
- the conductive layer 116 includes a metal layer 118 and a barrier layer 120 .
- the metal layer 118 includes copper or copper alloy.
- the barrier layer 120 includes TiN or TaN.
- the patterned hard mask layer 106 a and a portion of the conductive layer 116 are removed to form a via plug 122 and a conductive line 124 .
- the method of removing the patterned hard mask layer 106 a and the portion of the conductive layer 116 includes performing a chemical mechanical polishing (CMP) process.
- CMP chemical mechanical polishing
- the dual damascene opening is formed by subsequently using the patterned photoresist layer and the patterned hard mask layer as a mask is provided for illustration purposes, and is not to be construed as limiting the present invention. It is appreciated by persons skilled in the art that the dual damascene opening can be formed by other known methods. Further, in another embodiment, the opening can be a contact hole; that is, the opening cleaned by the cleaning solution is not limited by the dual damascene opening of the present invention.
- the sulfuric acid in the cleaning solution can remove the polymers formed from the metal-containing hard mask layer, so as to avoid profile change of the opening, incomplete turning on between layers, a leakage or a short.
- the triazole compound in the cleaning solution can form a chelating complex with the surface of the metal layer exposed by the opening, so as to prevent the metal layer from being corroded or damaged; thus, the reliability of the device is enhanced.
- another cleaning step is performed by introducing DI water with CO 2 , so as to further prevent loss of the exposed metal layer in the cleaning process.
- a cleaning process is performed to some tested samples with different cleaning solutions.
- Each of the tested samples has a copper layer, a dielectric layer and a TiN hard mask layer subsequently formed thereon, and the dielectric layer has an opening exposing the copper layer.
- a cleaning process is performed to the tested samples respectively with a cleaning solution only including HF and another cleaning solution including HF and sulfuric acid.
- the results show that the tested sample has a lot of residues remained thereon after cleaned by the cleaning solution only including HF, while the tested sample has no residue remained thereon after cleaned by the cleaning solution including HF and sulfuric acid.
- the better polymer cleaning performance with the cleaning solution including HF and sulfuric acid indicates that the sulfuric acid can effectively remove the residues formed from the TiN hard mask layer.
- the content of the sulfuric acid in the cleaning solution is between 1 wt % and 10 wt %.
- the cleaning performance is not good enough when the content of the sulfuric acid in the cleaning solution is less than 1 wt %.
- the copper layer is corroded when the content of the sulfuric acid in the cleaning solution is more than 10 wt %.
- a cleaning process is performed to the tested samples with the cleaning solutions as shown in Table 1 including HF, sulfuric acid and different concentrations of BTA. Each of the tested samples is observed for the recess depth of the copper layer after cleaning.
- the recess degree is calculated by the standard of the recess depth of the copper layer of the tested sample with the cleaning solution 1 (shown as 100% in Table 1).
- the concentration of the sulfuric acid in the cleaning solutions 1 to 4 is 5 wt %.
- the concentration of the HF in the cleaning solution is 20 ppm.
- the cleaning solutions 2 to 4 including BTA can significantly reduce the recess degree of the copper layer etched by the cleaning solution.
- the BTA in the cleaning solution can prevent the copper layer exposed by the opening from being etched by the cleaning solution.
- the BTA concentration is related to the recess degree of the copper layer of the tested sample.
- a cleaning process is performed to the tested samples with the cleaning solutions as shown in Table 2 including HF, sulfuric acid and different concentrations of BTA.
- Each of the tested samples is measured for the resistance of the copper layer after cleaning, and the degree of corrosion is compared according to the resistance of the copper layer. In other words, the higher resistance of the copper layer, the higher degree of corrosion of the copper layer etched by the cleaning solution.
- the concentration of the sulfuric acid in the cleaning solutions 1 to 4 is 5 wt %.
- the concentration of the HF in the cleaning solution is 20 ppm.
- the cleaning solutions 2 to 4 including BTA can effectively reduce the degree of corrosion of the copper layer etched by the cleaning solution. Further, compared to the cleaning solution 1 without BTA, the cleaning solutions 2 to 4 including BTA can significantly reduce the resistance distribution. That is, the BTA in the cleaning solution is capable of preventing the copper layer exposed by the opening from being corroded by the cleaning solution.
- the semiconductor process and the cleaning solution of the present invention can effectively remove the residues generated in the opening, especially the polymers formed from the metal-containing hard mask layer, so that the profile of the opening can be kept.
- the triazole compound in the cleaning solution can form a chelating complex with the surface of the metal layer exposed by the opening, so as to prevent the metal layer from being in contact with the cleaning solution and enhance the conductivity characteristics of the device.
- the semiconductor process and the cleaning solution of the present invention can reduce the possibility of having an incomplete turning on, a leakage or a short, so that that yield of the product is increased.
Abstract
A semiconductor process is provided. First, a metal layer, a dielectric layer and a patterned hard mask layer are sequentially formed on a substrate. Thereafter, a portion of the dielectric layer is removed to form an opening exposing the metal layer. Afterwards, a cleaning solution is used to clean the opening. The cleaning solution includes a triazole compound with a content of 0.00275 to 3 wt %, sulfuric acid with a content of 1 to 10 wt %, hydrofluoric acid with a content of 1 to 200 ppm and water.
Description
- 1. Field of Invention
- The present invention relates to a semiconductor process, and more particularly to a cleaning solution and a semiconductor process using the same.
- 2. Description of Related Art
- The dimension of a device is getting smaller as the semiconductor technology is getting developed. When the level of integration of ICs is increased, the surface area of the chip is not sufficient to fabricate the required interconnections in a single layer, so that a design including more than two layers of metal interconnections is adopted in the VLSI technology. The dual damascene process is a widely used metal interconnection technology due to the advantages of improving the device reliability and increasing the production.
- The dual damascene process includes forming a dual damascene opening and filling a metal in the dual damascene opening. Generally speaking, a lot of resides form during the process of etching the dual damascene opening. Thus, a cleaning process is performed before the step of filling the metal in the dual damascene opening. Hydrofluoric acid (HF) is usually used as a cleaning solution in the cleaning process. However, when the titanium nitride (TiN) hard mask layer is applied in the dual damascene process, the HF cleaning solution cannot remove the residues effectively and is easy to cause the copper loss in the copper layer exposed by the dual damascene opening; thus, the device feature of the copper layer is affected and the yield of the product is reduced.
- The present invention provides a semiconductor process to prevent the surface of the metal layer exposed by the opening from being corroded by the cleaning solution.
- The present invention also provides a cleaning solution, which can clean the opening and prevent the surface of the metal layer exposed by the opening from being corroded.
- The present invention provides a semiconductor process. First, a metal layer, a dielectric layer and a patterned hard mask layer are sequentially formed on a substrate. Thereafter, a portion of the dielectric layer is removed to form an opening exposing the metal layer. Afterwards, a cleaning solution is used to clean the opening. The cleaning solution includes a triazole compound with a content of 0.00275 to 3 wt %, sulfuric acid with a content of 1 to 10 wt %, hydrofluoric acid with a content of 1 to 200 ppm and water.
- According to an embodiment of the present invention, the triazole compound includes benzotriazole (BTA), for example.
- According to an embodiment of the present invention, the metal layer includes a first metal.
- According to an embodiment of the present invention, the first meal includes copper, for example.
- According to an embodiment of the present invention, the metal layer includes copper or copper alloy, for example.
- According to an embodiment of the present invention, the patterned hard mask layer includes a second metal, and the second metal is different from the first metal.
- According to an embodiment of the present invention, the second metal includes titanium or tantalum, for example.
- According to an embodiment of the present invention, the patterned hard mask layer includes titanium, titanium nitride, tantalum, tantalum nitride or combinations thereof, for example.
- According to an embodiment of the present invention, the opening includes a dual damascene opening.
- According to an embodiment of the present invention, the opening includes a via opening.
- According to an embodiment of the present invention, the dielectric layer includes an inorganic material or an organic material, for example.
- According to an embodiment of the present invention, after the step of using the cleaning solution to clean the opening, the process further includes performing another cleaning step by introducing DI water with CO2.
- The present invention also provides a cleaning solution for cleaning an opening in a dielectric layer, wherein the dielectric layer is disposed on a substrate, the opening exposes a metal layer disposed between the dielectric layer and the substrate, and a patterned hard mask layer is disposed on the dielectric layer. The cleaning solution includes a triazole compound with a content of 0.00275 to 3 wt %, sulfuric acid with a content of 1 to 10 wt %, hydrofluoric acid with a content of 1 to 200 ppm and water.
- According to an embodiment of the present invention, the triazole compound comprises benzotriazole.
- In the present invention, using the cleaning solution including a triazole compound, sulfuric acid, hydrofluoric acid and water to clean the opening can effectively remove the residues generated during the step of forming the opening, especially the polymers formed from the metal-containing hard mask layer. Further, the triazole compound can prevent the metal layer exposed by the opening from being corroded. Thus, the semiconductor process and the cleaning solution of the present invention can reduce the possibility of having an incomplete turning on, a leakage or a short, so that the yield of the product is increased.
- In order to make the aforementioned and other objects, features and advantages of the present invention comprehensible, a preferred embodiment accompanied with figures is described in detail below.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
-
FIGS. 1A to 1F schematically illustrate cross-section views of a semiconductor process according to an embodiment of the present invention. - Currently, a metallic material such as titanium nitride (TiN) is used in a hard mask layer in a dual damascene process. However, after the dielectric layer is etched to form a dual damascene opening, the residues include polymers formed from the etching gases, organic polymers formed from the etching gases and the dielectric layer and metal-containing polymers formed from the etching gases and the TiN hard mask layer, so that the conventional HF cleaning solution cannot remove the formed residues effectively.
- Further, the dual damascene opening exposes two kinds of the metals, one of which is titanium of the TiN hard mask layer on the sidewall of the dual damascene opening, and the other of which is copper of the copper layer exposed at the bottom of the dual damascene opening. During the cleaning process, the conventional HF cleaning solution has become a good electrolyte, so that the Galvanic effect is generated, the surface of the copper layer is corroded, and the copper loss is caused. On the contrary, the present invention provides a semiconductor process in which the cleaning solution can achieve the purpose of effective cleaning and copper loss is avoided.
- In an embodiment of the present invention, the cleaning solution includes a triazole compound with a content of 0.00275 to 3 wt %, sulfuric acid with a content of 1 to 10 wt %, hydrofluoric acid with a content of 1 to 200 ppm and water.
- The following dual damascene process is provided for illustration purposes and is not to be construed as limiting the present invention.
-
FIGS. 1A to 1F schematically illustrate cross-section views of a semiconductor process according to an embodiment of the present invention. - Referring to
FIG. 1A , asubstrate 100 having ametal layer 102 thereon is provided. Thesubstrate 100 may be a P-type doped silicon substrate, a N-type doped silicon substrate, an epitaxial silicon substrate, a gallium arsenide (GaAs) substrate, an indium phosphide (InP) substrate or a silicon germanium (SiGe) substrate. Themetal layer 102 may be a conductive line, such as a copper line, in the interconnection process. In this embodiment, themetal layer 102 includes a copper-containing material such as copper or copper alloy. In an embodiment, the copper alloy may be a copper silicon alloy. - Thereafter, a
dielectric layer 104 is formed on themetal layer 102. Thedielectric layer 104 may include a low dielectric constant material (dielectric constant k<4). The low k material may be an inorganic material such as hydrogen silsesquioxane (HSQ) or fluorinated silicate glass (FSG), or an organic material such as fluorinated poly-(arylene ether) (Flare), poly-(arylene either) (SILK) or parylene. The method of forming thedielectric layer 104 includes performing a chemical vapor deposition (CVD) process, for example. - Afterwards, a
hard mask layer 106 and aphotoresist layer 107 having atrench pattern 107 a are sequentially formed on thedielectric layer 104. In an embodiment, thehard mask layer 106 includes a titanium-containing material such as titanium or TiN, a tantalum-containing material such as tantalum or tantalum nitride (TaN), or combinations thereof. The method of forming thehard mask layer 106 includes performing a CVD process or a physical vapor deposition (PVD) process, for example. - Referring to
FIG. 1B , an etching process is performed, using the photoresist layer 107 (FIG. 1A ) as a mask, to transfer thetrench pattern 107 a to a portion of thedielectric layer 104, so as to form anopening 112 in thedielectric layer 104. Thereafter, thephotoresist layer 107 is removed. Afterwards, aphotoresist layer 108 having a viaopening pattern 108 a is formed on thesubstrate 100. The method of removing the portion of thedielectric layer 104 includes performing a dry etching process, and the etching gases include CHF3, CF4, CH4 and Ar, for example. - Referring to
FIG. 1C , a portion of thedielectric layer 104 is removed, using thephotoresist layer 108 as a mask, so as to transfer the viaopening pattern 108 a to thedielectric layer 104; thus, anopening 110 without exposing themetal layer 102 is formed. The method of removing the portion of thedielectric layer 104 includes performing a dry etching process, and the etching gases include C4H8, CF4, CHF3, N2 and Ar, for example. - Referring to
FIG. 1D , thephotoresist layer 108 is removed. Afterwards, a portion of thedielectric layer 104 is removed, using the patternedhard mask layer 106 a as a mask, so as to form atrench 112 a and a via opening 110 a which exposes themetal layer 102. In this embodiment, thetrench 112 a may be an opening for forming a conductive line. The viaopening 110 a and thetrench 112 a form theopening 114, so that theopening 114 is a dual damascene opening. The method of removing the portion of thedielectric layer 104 includes performing a dry etching process, and the etching gases include CF4, CO and Ar, for example. During the step of removing the portion of thedielectric layer 104, residues are generated in theopening 114 and on the surface of the patternedhard mask layer 106 a. The residues include organic polymers formed from the etching gases and thedielectric layer 104, and metal-containing polymers formed from the etching gases and the metal of the patternedhard mask layer 106 a. The residues may cause a profile change of theopening 114, an incomplete turning on, a leakage or a short, so that the reliability of the device is reduced. Accordingly, the residues have to be removed completely. - Referring again to
FIG. 1D , a cleaning solution C is used to clean theopening 114. The cleaning solution C for removing the polymers generated from the etching process includes a triazole compound with a content of 0.0275 to 3 wt %, sulfuric acid with a content of 1 to 10 wt %, hydrofluoric acid with a content of 1 to 200 ppm and water. The sulfuric acid can effectively remove the polymers formed from the metal-containing hard mask layer. During the cleaning process, the triazole compound forms a protective film on the surface of themetal layer 102 to prevent themetal layer 102 from being corroded. In details, the triazole compound reacts with the surface of themetal layer 102 to form a chelating complex to avoid themetal layer 102 from being in contact with the cleaning solution C. In this embodiment, the triazole compound such as benzotritriazolele (BTA) reacts with the surface copper of themetal layer 102 to form a copper-containing chelating complex. The chelating complex is like a protective film covering the surface of themetal layer 102, so that themetal layer 102 is protected and the Galvanic effect is avoided; in other words, themetal layer 102 is not corroded so that the reliability of the device is enhanced. Therefore, the cleaning solution C can remove the organic polymers and metal-containing polymers formed in theopening 114, and protect themetal layer 102 exposed by the opening 114 from being corroded or damaged during the etching process. After the step of using the cleaning solution C, another cleaning step is performed by introducing de-ionized (DI) water. In an embodiment, during the step of introducing DI water, CO2 is introduced simultaneously to further prevent loss of themetal layer 102 exposed by theopening 114 in the cleaning process. The introduced amount of CO2 is the amount which can reduce the water resistance to about 9000-1000 K ohm. - Referring to
FIG. 1E , a conductive layer 116 is formed on thesubstrate 100 to fill theopening 114. In this embodiment, the conductive layer 116 includes a metal layer 118 and abarrier layer 120. The metal layer 118 includes copper or copper alloy. Thebarrier layer 120 includes TiN or TaN. - Referring to
FIG. 1F , the patternedhard mask layer 106 a and a portion of the conductive layer 116 are removed to form a viaplug 122 and aconductive line 124. The method of removing the patternedhard mask layer 106 a and the portion of the conductive layer 116 includes performing a chemical mechanical polishing (CMP) process. - This embodiment in which the dual damascene opening is formed by subsequently using the patterned photoresist layer and the patterned hard mask layer as a mask is provided for illustration purposes, and is not to be construed as limiting the present invention. It is appreciated by persons skilled in the art that the dual damascene opening can be formed by other known methods. Further, in another embodiment, the opening can be a contact hole; that is, the opening cleaned by the cleaning solution is not limited by the dual damascene opening of the present invention.
- In this embodiment, after the opening is formed, the sulfuric acid in the cleaning solution can remove the polymers formed from the metal-containing hard mask layer, so as to avoid profile change of the opening, incomplete turning on between layers, a leakage or a short. The triazole compound in the cleaning solution can form a chelating complex with the surface of the metal layer exposed by the opening, so as to prevent the metal layer from being corroded or damaged; thus, the reliability of the device is enhanced.
- Further, after the step of using the cleaning solution of the present invention, another cleaning step is performed by introducing DI water with CO2, so as to further prevent loss of the exposed metal layer in the cleaning process.
- In the following examples, a cleaning process is performed to some tested samples with different cleaning solutions. Each of the tested samples has a copper layer, a dielectric layer and a TiN hard mask layer subsequently formed thereon, and the dielectric layer has an opening exposing the copper layer.
- In example 1, a cleaning process is performed to the tested samples respectively with a cleaning solution only including HF and another cleaning solution including HF and sulfuric acid. The results show that the tested sample has a lot of residues remained thereon after cleaned by the cleaning solution only including HF, while the tested sample has no residue remained thereon after cleaned by the cleaning solution including HF and sulfuric acid. The better polymer cleaning performance with the cleaning solution including HF and sulfuric acid indicates that the sulfuric acid can effectively remove the residues formed from the TiN hard mask layer. Further, the content of the sulfuric acid in the cleaning solution is between 1 wt % and 10 wt %. The cleaning performance is not good enough when the content of the sulfuric acid in the cleaning solution is less than 1 wt %. The copper layer is corroded when the content of the sulfuric acid in the cleaning solution is more than 10 wt %.
- A cleaning process is performed to the tested samples with the cleaning solutions as shown in Table 1 including HF, sulfuric acid and different concentrations of BTA. Each of the tested samples is observed for the recess depth of the copper layer after cleaning. The recess degree is calculated by the standard of the recess depth of the copper layer of the tested sample with the cleaning solution 1 (shown as 100% in Table 1). The concentration of the sulfuric acid in the cleaning solutions 1 to 4 is 5 wt %. The concentration of the HF in the cleaning solution is 20 ppm.
-
TABLE 1 BTA Recess Cleaning concentration depth Recess degree solution (wt %) (nm) (%) 1 0% 43.7 100 2 0.00275% 17.5 40.05 3 0.0055% 16.6 37.99 4 0.0275% 12.4 28.36 - As shown in Table 1, using the cleaning solutions 2 to 4 including BTA to clean the tested samples can significantly reduce the recess degree of the copper layer etched by the cleaning solution. Thus, the BTA in the cleaning solution can prevent the copper layer exposed by the opening from being etched by the cleaning solution. Further, the BTA concentration is related to the recess degree of the copper layer of the tested sample.
- In example 3, a cleaning process is performed to the tested samples with the cleaning solutions as shown in Table 2 including HF, sulfuric acid and different concentrations of BTA. Each of the tested samples is measured for the resistance of the copper layer after cleaning, and the degree of corrosion is compared according to the resistance of the copper layer. In other words, the higher resistance of the copper layer, the higher degree of corrosion of the copper layer etched by the cleaning solution. The concentration of the sulfuric acid in the cleaning solutions 1 to 4 is 5 wt %. The concentration of the HF in the cleaning solution is 20 ppm.
-
TABLE 2 Resistance Average Volume ratio distribution resistance Cleaning of cleaning of copper of copper solution solution to BTA layer (OHM) layer (OHM) 1 No BTA 8~13.5 9.98 2 100:1 4~6 5.42 3 100:2 4~6 5.27 4 100:10 4~6 5.15 - As shown in Table 2, using the cleaning solutions 2 to 4 including BTA to clean the tested samples can effectively reduce the degree of corrosion of the copper layer etched by the cleaning solution. Further, compared to the cleaning solution 1 without BTA, the cleaning solutions 2 to 4 including BTA can significantly reduce the resistance distribution. That is, the BTA in the cleaning solution is capable of preventing the copper layer exposed by the opening from being corroded by the cleaning solution.
- In summary, the semiconductor process and the cleaning solution of the present invention can effectively remove the residues generated in the opening, especially the polymers formed from the metal-containing hard mask layer, so that the profile of the opening can be kept. Further, the triazole compound in the cleaning solution can form a chelating complex with the surface of the metal layer exposed by the opening, so as to prevent the metal layer from being in contact with the cleaning solution and enhance the conductivity characteristics of the device. Thus, the semiconductor process and the cleaning solution of the present invention can reduce the possibility of having an incomplete turning on, a leakage or a short, so that that yield of the product is increased.
- This invention has been disclosed above in the preferred embodiments, but is not limited to those. It is known to persons skilled in the art that some modifications and innovations may be made without departing from the spirit and scope of this invention. Hence, the scope of this invention should be defined by the following claims.
Claims (14)
1. A semiconductor process, comprising:
forming a metal layer, a dielectric layer and a patterned hard mask layer sequentially on a substrate;
removing a portion of the dielectric layer to form an opening exposing the metal layer; and
using a cleaning solution to clean the opening, the cleaning solution comprising:
a triazole compound with a content of 0.00275 to 3 wt %;
sulfuric acid with a content of 1 to 10 wt %:
hydrofluoric acid with a content of 1 to 200 ppm; and
water.
2. The process of claim 1 , wherein the triazole compound comprises benzotriazole.
3. The process of claim 1 , wherein the metal layer comprises a first metal.
4. The process of claim 3 , the first meal comprises copper.
5. The process of claim 4 , wherein the metal layer comprises copper or copper alloy.
6. The process of claim 3 , wherein the patterned hard mask layer comprises a second metal, and the second metal is different from the first metal.
7. The process of claim 6 , wherein the second metal comprises titanium or tantalum.
8. The process of claim 7 , wherein the patterned hard mask layer comprises titanium, titanium nitride, tantalum, tantalum nitride or combinations thereof.
9. The process of claim 1 , wherein the opening comprises a dual damascene opening.
10. The process of claim 1 , wherein the opening comprises a via opening.
11. The process of claim 1 , wherein the dielectric layer comprises an inorganic material or an organic material.
12. The process of claim 1 , further comprising performing another cleaning step by introducing DI water with CO2 after the step of using the cleaning solution to clean the opening.
13. A cleaning solution for cleaning an opening in a dielectric layer, wherein the dielectric layer is disposed on a substrate, the opening exposes a metal layer disposed between the dielectric layer and the substrate, and a patterned hard mask layer is disposed on the dielectric layer, comprising:
a triazole compound with a content of 0.00275 to 3 wt %;
sulfuric acid with a content of 1 to 10 wt %;
hydrofluoric acid with a content of 1 to 200 ppm; and
water.
14. The cleaning solution of claim 13 , wherein the triazole compound comprises benzotriazole.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/259,033 US20100105205A1 (en) | 2008-10-27 | 2008-10-27 | Cleaning solution and semicondcutor process using the same |
US13/161,659 US8137472B2 (en) | 2008-10-27 | 2011-06-16 | Semiconductor process |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/259,033 US20100105205A1 (en) | 2008-10-27 | 2008-10-27 | Cleaning solution and semicondcutor process using the same |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/161,659 Division US8137472B2 (en) | 2008-10-27 | 2011-06-16 | Semiconductor process |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100105205A1 true US20100105205A1 (en) | 2010-04-29 |
Family
ID=42117927
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/259,033 Abandoned US20100105205A1 (en) | 2008-10-27 | 2008-10-27 | Cleaning solution and semicondcutor process using the same |
US13/161,659 Active US8137472B2 (en) | 2008-10-27 | 2011-06-16 | Semiconductor process |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/161,659 Active US8137472B2 (en) | 2008-10-27 | 2011-06-16 | Semiconductor process |
Country Status (1)
Country | Link |
---|---|
US (2) | US20100105205A1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110250751A1 (en) * | 2010-04-08 | 2011-10-13 | Chang-Hsiao Lee | Method for filling metal |
US8137472B2 (en) * | 2008-10-27 | 2012-03-20 | United Microelectronics Corp. | Semiconductor process |
US8399359B2 (en) | 2011-06-01 | 2013-03-19 | United Microelectronics Corp. | Manufacturing method for dual damascene structure |
US8647991B1 (en) | 2012-07-30 | 2014-02-11 | United Microelectronics Corp. | Method for forming dual damascene opening |
US8735295B2 (en) | 2012-06-19 | 2014-05-27 | United Microelectronics Corp. | Method of manufacturing dual damascene structure |
US8921226B2 (en) | 2013-01-14 | 2014-12-30 | United Microelectronics Corp. | Method of forming semiconductor structure having contact plug |
US8962490B1 (en) | 2013-10-08 | 2015-02-24 | United Microelectronics Corp. | Method for fabricating semiconductor device |
US20150104938A1 (en) * | 2013-10-16 | 2015-04-16 | United Microelectronics Corporation | Method for forming damascene opening and applications thereof |
US9070625B2 (en) | 2012-01-04 | 2015-06-30 | International Business Machines Corporation | Selective etch chemistry for gate electrode materials |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040082275A1 (en) * | 2002-10-28 | 2004-04-29 | Arch Specialty Chemicals, Inc. | Continuous chemical mechanical polishing process for polishing multiple conductive and non-conductive layers on semiconductor wafers |
US20050261151A1 (en) * | 2004-05-19 | 2005-11-24 | Kwang-Wook Lee | Corrosion-inhibiting cleaning compositions for metal layers and patterns on semiconductor substrates |
US20060014391A1 (en) * | 2004-07-14 | 2006-01-19 | Kyung-Jin Lee | Method of manufacturing a semiconductor device using a cleaning composition |
US20060024951A1 (en) * | 2004-07-30 | 2006-02-02 | Holger Schuehrer | Technique for forming a passivation layer prior to depositing a barrier layer in a copper metallization layer |
US20060234516A1 (en) * | 2005-04-13 | 2006-10-19 | Hong Eun S | Composition for cleaning semiconductor device and method for cleaning semiconductor device using the same |
US20070006894A1 (en) * | 2003-10-20 | 2007-01-11 | Peng Zhang | Process solutions containing surfactants used as post-chemical mechanical planarization treatment |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5861076A (en) * | 1991-07-19 | 1999-01-19 | Park Electrochemical Corporation | Method for making multi-layer circuit boards |
US7718009B2 (en) | 2004-08-30 | 2010-05-18 | Applied Materials, Inc. | Cleaning submicron structures on a semiconductor wafer surface |
US20060252252A1 (en) * | 2005-03-18 | 2006-11-09 | Zhize Zhu | Electroless deposition processes and compositions for forming interconnects |
US20100105205A1 (en) * | 2008-10-27 | 2010-04-29 | United Microelectronics Corp. | Cleaning solution and semicondcutor process using the same |
-
2008
- 2008-10-27 US US12/259,033 patent/US20100105205A1/en not_active Abandoned
-
2011
- 2011-06-16 US US13/161,659 patent/US8137472B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040082275A1 (en) * | 2002-10-28 | 2004-04-29 | Arch Specialty Chemicals, Inc. | Continuous chemical mechanical polishing process for polishing multiple conductive and non-conductive layers on semiconductor wafers |
US20070006894A1 (en) * | 2003-10-20 | 2007-01-11 | Peng Zhang | Process solutions containing surfactants used as post-chemical mechanical planarization treatment |
US20050261151A1 (en) * | 2004-05-19 | 2005-11-24 | Kwang-Wook Lee | Corrosion-inhibiting cleaning compositions for metal layers and patterns on semiconductor substrates |
US20060014391A1 (en) * | 2004-07-14 | 2006-01-19 | Kyung-Jin Lee | Method of manufacturing a semiconductor device using a cleaning composition |
US20060024951A1 (en) * | 2004-07-30 | 2006-02-02 | Holger Schuehrer | Technique for forming a passivation layer prior to depositing a barrier layer in a copper metallization layer |
US20060234516A1 (en) * | 2005-04-13 | 2006-10-19 | Hong Eun S | Composition for cleaning semiconductor device and method for cleaning semiconductor device using the same |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8137472B2 (en) * | 2008-10-27 | 2012-03-20 | United Microelectronics Corp. | Semiconductor process |
US20110250751A1 (en) * | 2010-04-08 | 2011-10-13 | Chang-Hsiao Lee | Method for filling metal |
US8592304B2 (en) * | 2010-04-08 | 2013-11-26 | United Microelectronics Corp. | Method for filling metal |
US8399359B2 (en) | 2011-06-01 | 2013-03-19 | United Microelectronics Corp. | Manufacturing method for dual damascene structure |
US9070625B2 (en) | 2012-01-04 | 2015-06-30 | International Business Machines Corporation | Selective etch chemistry for gate electrode materials |
US8735295B2 (en) | 2012-06-19 | 2014-05-27 | United Microelectronics Corp. | Method of manufacturing dual damascene structure |
US8647991B1 (en) | 2012-07-30 | 2014-02-11 | United Microelectronics Corp. | Method for forming dual damascene opening |
US8921226B2 (en) | 2013-01-14 | 2014-12-30 | United Microelectronics Corp. | Method of forming semiconductor structure having contact plug |
US8962490B1 (en) | 2013-10-08 | 2015-02-24 | United Microelectronics Corp. | Method for fabricating semiconductor device |
US20150104938A1 (en) * | 2013-10-16 | 2015-04-16 | United Microelectronics Corporation | Method for forming damascene opening and applications thereof |
Also Published As
Publication number | Publication date |
---|---|
US8137472B2 (en) | 2012-03-20 |
US20110244678A1 (en) | 2011-10-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8137472B2 (en) | Semiconductor process | |
US6890391B2 (en) | Method of manufacturing semiconductor device and apparatus for cleaning substrate | |
US7968506B2 (en) | Wet cleaning stripping of etch residue after trench and via opening formation in dual damascene process | |
US7341943B2 (en) | Post etch copper cleaning using dry plasma | |
US20060148243A1 (en) | Method for fabricating a dual damascene and polymer removal | |
KR100600689B1 (en) | Manufacturing method of semiconductor device | |
US7598168B2 (en) | Method of fabricating dual damascene interconnection and etchant for stripping sacrificial layer | |
US7253097B2 (en) | Integrated circuit system using dual damascene process | |
US9305833B2 (en) | Semiconductor structures and fabrication method thereof | |
US20080026582A1 (en) | Planarization process for pre-damascene structure including metal hard mask | |
CN105097650B (en) | The forming method of contact plunger | |
US20060051969A1 (en) | Semiconductor device fabrication method | |
CN106206408B (en) | Method for forming semiconductor structure | |
CN106409751B (en) | Method for forming semiconductor structure | |
JP4963815B2 (en) | Cleaning method and semiconductor device manufacturing method | |
US7288487B1 (en) | Metal/oxide etch after polish to prevent bridging between adjacent features of a semiconductor structure | |
US6949465B2 (en) | Preparation process for semiconductor device | |
CN111293074B (en) | Semiconductor structure and forming method thereof | |
US6881670B2 (en) | Interconnect process and method for removing metal silicide | |
TWI432570B (en) | Cleaning solution and semicondcutor process using the same | |
KR100552855B1 (en) | Method for fabricating the dual damascene interconnection in semiconductor device | |
US11658067B2 (en) | Semiconductor structure and formation method thereof | |
CN111081630B (en) | Semiconductor structure and forming method thereof | |
US20230307240A1 (en) | Wet etching chemistry and method of forming semiconductor device using the same | |
KR100950760B1 (en) | Method for forming wiring of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITED MICROELECTRONICS CORP.,TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, CHANG-HSIAO;TZOU, SHIH-FANG;HSIEH, MING-DA;AND OTHERS;REEL/FRAME:021745/0501 Effective date: 20081017 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |