US20100096078A1 - Method of manufacturing wiring substrate - Google Patents
Method of manufacturing wiring substrate Download PDFInfo
- Publication number
- US20100096078A1 US20100096078A1 US12/579,726 US57972609A US2010096078A1 US 20100096078 A1 US20100096078 A1 US 20100096078A1 US 57972609 A US57972609 A US 57972609A US 2010096078 A1 US2010096078 A1 US 2010096078A1
- Authority
- US
- United States
- Prior art keywords
- carrier
- conductor patterns
- metallic
- metallic foils
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4682—Manufacture of core-less build-up multilayer circuits on a temporary carrier or on a metal foil
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/096—Vertically aligned vias, holes or stacked vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/01—Tools for processing; Objects used during processing
- H05K2203/0147—Carriers and holders
- H05K2203/0152—Temporary metallic carrier, e.g. for transferring material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/15—Position of the PCB during processing
- H05K2203/1536—Temporarily stacked PCBs
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0097—Processing two or more printed circuits simultaneously, e.g. made from a common substrate, or temporarily stacked circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/022—Processes for manufacturing precursors of printed circuits, i.e. copper-clad substrates
- H05K3/025—Processes for manufacturing precursors of printed circuits, i.e. copper-clad substrates by transfer of thin metal foil formed on a temporary carrier, e.g. peel-apart copper
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/11—Methods of delaminating, per se; i.e., separating at bonding face
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/11—Methods of delaminating, per se; i.e., separating at bonding face
- Y10T156/1168—Gripping and pulling work apart during delaminating
- Y10T156/1195—Delaminating from release surface
Definitions
- the present disclosure relates to a method of manufacturing a wiring substrate. More specifically, the present disclosure relates to a method of manufacturing a multilayer wiring substrate in which a plurality of conductive patterns are connected electrically via vias, which pass through an insulating layer, and are stacked.
- a peelable metallic foil 102 is stacked on one surface side of a resin plate 100 that is formed of a semi-cured resin as a strong bearing body.
- a metal plate 102 b that is thicker than a metallic foil 102 a is joined onto metallic foil 102 a via a peeling layer 102 c.
- the peelable metallic foil 102 and the resin plate 100 can be adhered to each other by applying a heating and a pressure bonding in a state that the metallic foil 102 a is joined to the resin plate 100 .
- the metal plate 102 b side of the peelable metallic foil 102 stacked on one surface side of the resin plate 100 is covered partially with a dry film 104 .
- bump recesses 106 , 106 , . . . are formed by applying the etching to the exposed surface of the metal plate 102 b, and then the dry film 104 is removed [ FIG. 13C ].
- a bump 108 is formed in the bump recesses 106 , 106 , . . . by the plating metal respectively, and conductor patterns 110 connected to the bumps 108 respectively are formed.
- conductor patterns 118 , 118 , . . . but also vias 116 , 116 , . . . passing through insulating layers 114 , 114 , . . . respectively are formed on the bumps 108 and the conductor patterns 110 by the additive process or the semi-additive process.
- the metal plate 102 b is removed by the etching, and so that the wiring substrate 120 can be obtained.
- a strength of the wiring substrate can be maintained by the resin plate 100 as the strong bearing body. Therefore, the multilayer wiring substrate can be manufactured while facilitating the conveyance of the stacked body, etc. in the steps of manufacturing the wiring substrate.
- the metal plate 102 b adhered to the wiring substrate 120 that peeled from the resin plate 100 is removed by the etching.
- the peelable metallic foil 102 of predetermined thickness is needed to form the bump recesses 106 , 106 , . . . in the peelable metallic foil 102 .
- Exemplary embodiments of the present invention provide a method of manufacturing a wiring substrate that is not needed to remove a metallic foil by an etching.
- the inventors of the present invention arrived at the present invention as a result of the study made based on a consideration such that it is advantageous to solve the above problems that conductive patterns should be formed by using a metallic foil with carrier, in which a metallic foil is stacked on one surface side of a carrier plate as a supporting body via a release layer.
- a method of manufacturing a wiring substrate according to a first aspect of the present invention comprises:
- the first metallic foil with carrier having a carrier plate, a peeling layer and a metallic foil provided on one surface side of the carrier plate via the peeling layer, the metal layer being thicker than the metallic foil of the first metallic foil with carrier and being provided on a metallic foil side of the first metallic foil with carrier via the first insulating layer;
- first conductor patterns by patterning the metal layers positioned on both sides of the joined body respectively;
- second metallic foils with carrier, each of which has a carrier plate, a peeling layer and a metallic foil provided on one surface side of the carrier plate via the peeling layer, to the first conductor patterns formed in the both sides of the joined body respectively via second insulating layers such that the first conductor patterns are opposed to the metallic foils of the second metallic foils via the second insulating layers;
- second conductor patterns which are connected electrically to the first conductor patterns via vias that pass through the first and second insulating layers respectively, from the metallic foils formed on both surface sides of the substrate.
- a method of manufacturing a wiring substrate according to a second aspect of the present invention comprising:
- each of which has two first metallic foils with carrier and a first insulating layer, each of the first metallic foils with carrier having a carrier plate, a peeling layer and a metallic foil provided on one surface side of the carrier plate via the peeling layer, the two first metallic foils with carrier being stacked with each other such that the respective metallic foils of the first metallic foils with carrier are opposed to each other via the first insulating layer;
- first conductor patterns which are connected electrically to the metallic foils of the first metallic foils with carrier via vias that pass through the first insulating layers in the joined body respectively, from the respective metallic foils that are exposed by peeling the carrier plates provided on both sides of the joined body respectively;
- second metallic foils with carrier each of which has a carrier plate, a peeling layer and a metallic foil provided on one surface side of the carrier plate via the peeling layer, to the first conductor patterns via second insulating layers such that the first conductor patterns are opposed to the metallic foils of the second metallic foils with carrier respectively;
- second conductor patterns which are connected electrically to the first conductor patterns via vias that pass through the first and second insulating layers respectively, from the metallic foils formed on both surface sides of the substrate.
- the method may further comprises:
- a method of manufacturing a wiring substrate according to a fourth aspect of the present invention comprises:
- each of which has two first metallic foils with carrier and a first insulating layer, each of the first metallic foils with carrier having a carrier plate, a peeling layer and a metallic foil provided on one surface side of the carrier plate via the peeling layer, the two first metallic foils with carrier being stacked with each other such that the respective metallic foils of the first metallic foils with carrier are opposed to each other via the first insulating layer;
- first conductor patterns which are connected electrically to the metallic foils of the first metallic foils with carrier via vias that pass through the first insulating layers in the joined body respectively, from the respective metallic foils that are exposed by peeling the carrier plates provided on both sides of the joined body respectively;
- second metallic foils with carrier each of which has a carrier plate, a peeling layer and a metallic foil provided on one surface side of the carrier plate via the peeling layer, to the first conductor patterns via second insulating layer such that the first conductor patterns are opposed to the metallic foils of the second metallic foils with carrier respectively;
- third metallic foils with carrier each of which has a carrier plate, a peeling layer and a metallic foil provided on one surface side of the carrier plate via the peeling layer, to the second conductor patterns via third insulating layers such that the second conductor patterns are opposed to the metallic foils of the third metallic foils with carrier;
- the method may further comprises:
- the metallic foil of each of the first and second metallic foils with carrier may be a copper foil, and the carrier plate may be a copper plate.
- the method may further comprises:
- the vias by forming via holes in the first or second insulating layer by a laser and then filling the via holes with a plating metal.
- the step of removing the metallic plate by the etching which is needed in the method of manufacturing the wiring substrate in the prior art shown in FIGS. 13A to 13F , can be omitted. Therefore, the steps of manufacturing the wiring substrate can be shortened.
- the carrier plate of the metallic foil with carrier is employed as the strong bearing body.
- a strength of the stacked body can be maintained during the manufacturing step, and the trouble caused due to the deformation of the stacked body by the roller, or the like during the manufacturing step can be prevented.
- FIGS. 1A to 1D show process drawings explaining an exemplary embodiment of a method of manufacturing a wiring substrate according to the present invention.
- FIGS. 2A to 2B show process drawings explaining steps following the process drawing shown in FIG. 1D .
- FIGS. 3A to 3E show process drawings explaining steps following the process drawing shown in FIG. 2B .
- FIG. 4 shows a partial cross sectional view explaining a metallic foil with carrier used in the method of manufacturing a wiring substrate shown in FIGS. 1A-3E .
- FIGS. 5A to 5C show process drawings explaining another exemplary embodiment of a method of manufacturing a wiring substrate according to the present invention.
- FIGS. 6A to 6C show process drawings explaining steps following the process drawing shown in FIG. 5C .
- FIGS. 7A to 7B show process drawings explaining steps following the process drawing shown in FIG. 6C .
- FIG. 8 shows a process drawing explaining steps following the process drawing shown in FIG. 7B .
- FIGS. 9A to 9D show process drawings explaining steps following the process drawing shown in FIG. 8 .
- FIGS. 10A to 10B show process drawings explaining further another exemplary embodiment of a method of manufacturing a wiring substrate according to the present invention.
- FIGS. 11A to 11B show process drawings explaining steps following the process drawing shown in FIG. 10B .
- FIG. 12 shows a process drawing explaining steps following the process drawing shown in FIG. 11B .
- FIGS. 13A to 13F show process drawings explaining a method of manufacturing a wiring substrate in a related art.
- FIG. 14 shows a partial cross sectional view explaining a peelable metallic foil used in the related-art method of manufacturing a wiring substrate.
- FIG. 1A to FIG. 3E An exemplary embodiment of a method of manufacturing the wiring substrate according to the present invention is shown in FIG. 1A to FIG. 3E hereunder.
- a stacked body 11 is formed by stacking a copper foil 14 , which is formed of a metal layer thicker than a metallic foil 10 b, on the metallic foil 10 b side of a metallic foil with carrier 10 via an insulating layer 12 made of a resin.
- a copper foil 14 a copper foil of 18 ⁇ m thick is employed.
- the heating and the press bonding can be applied while using a sheet, which is formed of a thermosetting resin in a semi-cured state, as the insulating layer 12 .
- the metallic foil 10 b is provided on one surface side of a carrier plate 10 a as the strong bearing body via a peeling layer 10 c.
- a copper plate of 15 to 70 ⁇ m thick can be employed as the carrier plate 10 a, and a copper foil of 0.5 to 12 ⁇ m thick can be employed as the metallic foil 10 b.
- the joining layer 15 is a sheet that is formed of a thermosetting resin in a semi-cured state, and can be heated and pressure-bonded. Both surfaces of the joined body 17 are formed of the copper foil 14 respectively.
- exposed surfaces of the copper foils 14 , 14 are covered partially with dry films 16 , 16 .
- first conductor patterns 18 , 18 , . . . can be formed on both surfaces of the joined body 17 .
- the first conductor patterns 18 , 18 , . . . can be employed preferably for a power feed or ground since these patterns are formed in the center portion of the wiring substrate, as described later.
- the metallic foil with carrier 10 is provided on both surface sides of the joined body 17 , on which the first conductor patterns 18 , 18 , . . . are formed as shown in FIG. 1D , via the insulating layer 12 respectively.
- the metallic foil with carrier 10 is provided such that the metallic foil 10 b is opposed to the first conductor patterns 18 , 18 , . . .
- a sheet formed of a thermosetting resin in a semi-cured state is employed as the insulating layer 12 , and the heating and the pressure-bonding are applied.
- the carrier plates 10 a of the metallic foils with carrier 10 , 10 , 10 in the joined body 17 are peeled from the metallic foil 10 b respectively.
- two substrates 20 , 20 in which the first conductor patterns 18 , 18 , . . . are formed in the center portion can be obtained.
- the insulating layers 12 , 12 that are covered with the metallic foil 10 b respectively are formed on both surface sides of the first conductor patterns 18 , 18 , . . . formed in the center portion. Therefore, the substrate 20 can be easily carried.
- conductor patterns that are connected by the first conductor patterns 18 , 18 , . . . formed in the center portion and vias are formed on the substrates 20 , 20 respectively, and thus the wiring substrate can be obtained.
- steps of manufacturing the wiring substrate employing one of the substrates 20 , 20 is illustrated.
- via holes 22 , 22 from bottom surfaces of which the first conductor pattern 18 is exposed respectively, are formed in predetermined positions of the metallic foil 10 b by the laser. Since this via hole 22 is formed by the laser, the via hole 22 is formed like a taper shape whose inner diameter is reduced gradually toward the bottom surface from the opening portion. In this case, the residues produced in forming the via holes 22 , 22 , . . . by the laser are removed by applying the desmear process to the substrate 20 .
- a thin metal film 23 is formed on the whole surface of the substrate 20 containing inner wall surfaces of the via holes 22 , 22 , . . . on both sides by the electroless plating or the vapor deposition.
- the dry films 16 , 16 are patterned, and then the electroplating is applied by using the metallic foil 10 b and the thin metal film 23 as a power feeding layer.
- vias 24 , 24 that are formed by filling a plating metal in the via holes 22 , 22 , . . . , and second conductor patterns 28 , 28 . . . that are connected electrically to the first conductor pattern 18 via the via 24 respectively can be formed on both surface sides of the substrate 20 .
- the metallic foil 10 b and the thin metal film 23 being exposed by peeling the dry films 16 , 16 are etched.
- the second conductor patterns 28 , 28 . . . connected electrically to the first conductor pattern 18 via the via 24 respectively can be formed on both surface sides of the substrate 20 .
- the second conductor patterns 28 , 28 . . . are covered with a solder resist 32 except the areas where pads 34 are formed. Accordingly, a wiring substrate 30 can be obtained.
- the carrier plate 10 a of the metallic foil with carrier 10 acts as the strong bearing body in the joined body 17 . Therefore, the conveyance of the joined body 17 can be handled without any trouble.
- the step of removing the metal plate 102 b by the etching can be omitted, and the shortening of the steps of manufacturing the wiring substrate 30 can be attained.
- two stacked bodies 11 are formed by joining two metallic foils with carrier 10 , 10 such that the metallic foils 10 b, 10 b are opposed to each other via the insulating layer 12 formed of a resin.
- This joining can be executed by applying the heating and the press bonding while putting a sheet formed of a thermosetting resin in a semi-cured state as the insulating layer 12 between the metallic foils with carrier 10 , 10 .
- the joined body 17 shown in FIG. 5B is formed by joining two stacked bodies 11 via the joining layer 15 .
- This joining by using the joining layer 15 can be executed by applying the heating and the press bonding while putting a sheet formed of a thermosetting resin in a semi-cured state as the joining layer 15 between the stacked bodies 11 , 11 .
- the carrier plates 10 a of the metallic foils with carrier 10 , 10 are peeled from both surface sides of the joined body 17 obtained in this manner.
- the joined body 17 from both surface sides of which the metallic foils 10 b, 10 b are exposed is obtained.
- the via holes 22 , 22 , . . . from the bottom surfaces of which the metallic foil 10 b of other metallic foil with carrier 10 is exposed respectively are formed on both surfaces of the joined body 17 at predetermined locations of the metallic foils 10 b, 10 b by the laser. Since this via hole 22 is formed by the laser, the via hole 22 is formed like a taper shape whose inner diameter is reduced gradually toward the bottom surface from the opening portion. The residues produced in forming the via holes 22 , 22 , . . . by the laser are removed by applying the desmear process to the substrate 20 .
- the thin metal film 23 is formed on the whole surface on one surface side of the insulating layers 12 , 12 , . . . containing inner wall surfaces of the via holes 22 , 22 , . . . by the electroless plating or the vapor deposition.
- the dry films 16 , 16 are patterned, and then the via-fill electroplating is applied by using the metallic foil 10 b and the thin metal film 23 as a power feeding layer.
- vias 24 , 24 that are formed by filling a plating metal in the via holes 22 , 22 , . . . , and the first conductor patterns 18 , 18 are formed on both surface sides of the joined body 17 .
- the dry films 16 , 16 are peeled, and then the metallic foil 10 b and the thin metal film 23 being exposed are etched.
- the first conductor patterns 18 , 18 , . . . and the via holes 22 , 22 , . . . can be formed on both surface sides of the joined body 17 .
- the metallic foil with carrier 10 is provided on both surface sides of the joined body 17 , on both surface sides of which the first conductor patterns 18 , 18 , . . . and the via holes 22 , 22 , . . . are formed, via the insulating layer 12 respectively such that the metallic foil with carrier 10 is opposed to the first conductor patterns 18 , 18 , . . . [ FIG. 7B ].
- respective carrier plates 10 a of the metallic foils with carrier 10 , 10 , 10 in the joined body 17 are peeled from the metallic foil 10 b respectively.
- the substrates 20 , 20 in which the insulating layer 12 being covered with the metallic foil 10 b is formed on both surface sides of the first conductor patterns 18 , 18 , . . . formed in the center potion respectively can be obtained.
- the via 24 that passes through one side of the insulating layers 12 , 12 is formed at the locations of the first conductor patterns 18 , 18 , . . . respectively.
- the insulating layers 12 , 12 are formed on both surface sides of the first conductor patterns 18 , 18 , . . . formed in the center portion. Therefore, the conveyance of the substrate 20 can be easily carried out.
- the conductor patterns that are connected by the first conductor patterns 18 , 18 , . . . formed in the center portion and vias are formed on the substrates 20 , 20 respectively, and thus the wiring substrate can be obtained.
- FIGS. 9A to 9D the steps of manufacturing the wiring substrate using one of substrates 20 are illustrated.
- the via holes 22 , 22 from bottom surfaces of which the first conductor pattern 18 or the via 24 is exposed respectively, are formed in predetermined positions of the metallic foil 10 b on the first conductor patterns 18 , 18 side of the substrate 20 by the laser.
- the insulating layer 12 or the via 24 is formed on the other surface side of the first conductor patterns 18 , the situation that the first conductor patterns 18 are destroyed by an impact caused by the laser can be prevented even when the laser is irradiated onto one surface side of the first conductor patterns 18 exposed from the bottom surfaces of the via holes 22 .
- the thin metal film 23 is formed on both surfaces of the substrate 20 , from which the metallic foils 10 b, 10 b are exposed, by the electroless plating or the vapor deposition. Also, the thin metal film 23 is formed on the inner wall surfaces of the via holes 22 , 22 . . .
- the dry films 16 , 16 are patterned, and then the via-fill electroplating is applied by using the metallic foil 10 b and the thin metal film 23 as a power feeding layer.
- vias 24 , 24 that are formed by filling the plating metal in the via holes 22 , 22 , . . . , and the second conductor patterns 28 , 28 are formed on both surface sides of the substrate 20 .
- the metallic foil 10 b and the thin metal film 23 exposed by peeling the dry films 16 , 16 are etches.
- the second conductor patterns 28 , 28 . . . that are connected electrically to the first conductor pattern 18 via the via 24 respectively can be formed on both surface sides of the substrate 20 .
- the second conductor patterns 28 , 28 . . . are covered with the solder resist 32 except the areas where pads 34 are formed (See FIG. 3E ). Accordingly, as shown in FIG. 9D , the wiring substrate 30 can be obtained.
- the wiring substrate in which three-layered conductor patterns are stacked is manufactured.
- the conductor patterns are formed simultaneously on both surface sides of the substrate 20 by the publicly known additive process or the additive process to prevent generation of warp, or the like of the substrate 20 .
- the wiring substrate in which the conductor patterns are stacked as odd-numbered layers can be obtained.
- the wiring substrate in which the conductor patterns are stacked in the odd number can be obtained by peeling respective carrier plates 10 a of the metallic foils with carrier 10 , 10 provided on both surface sides of the joined body 17 shown in FIG. 7B .
- the wiring substrate in which the conductor patterns are stacked as even-numbered layers can be obtained.
- the carrier plate 10 a of the metallic foil with carrier 10 provided on both surface sides of the joined body 17 shown in FIG. 7B is peeled respectively.
- the metallic foil 10 b is exposed on both surface sides of the joined body 17 respectively.
- the via holes 22 , 22 , . . . from bottom surfaces of which the first conductor pattern 18 or the via 24 is exposed respectively, are formed in predetermined positions of the metallic foil 10 b exposed on both sides of the joined body 17 by the laser.
- the thin metal film 23 is formed on the whole surface on both surfaces of the joined body 17 , in which the via holes 22 , 22 , . . . are formed, on the insulating layer 12 side by the electroless plating or the vapor deposition. Also, the thin metal film 23 is formed on the inner wall surfaces of the via holes 22 , 22 . . . .
- the dry films 16 , 16 provided on the thin metal film 23 respectively are patterned, and then the via-fill electroplating is applied by using the metallic foil 10 b and the thin metal film 23 as a power feeding layer.
- vias 24 , 24 , . . . are formed by filling the plating metal in the via holes 22 , 22 , . . . , and also second conductor patterns 36 , 36 are formed [ FIG. 11A ].
- the dry films 16 , 16 are peeled, and then the metallic foil 10 b and the thin metal film 23 being exposed on both surface sides of the joined body 17 are etched.
- the second conductor patterns 28 , 28 each connected electrically to the first conductor pattern 18 via the via 24 are formed, and then the insulating layer 12 is formed on both surface sides of the joined body 17 respectively.
- the metallic foil with carrier 10 is stacked on the insulating layer 12 formed on both surface sides of the joined body 17 respectively.
- This metallic foil with carrier 10 is stacked such that the metallic foil 10 b is opposed to the second conductor patterns 28 , 28 .
- the metallic foils 10 b of four metallic foils with carrier 10 of the joined body 17 are peeled respectively.
- the substrates 20 , 20 in which the metallic foil 10 b is provided on both surface sides respectively and also the first conductor patterns 18 , 18 and the second conductor patterns 28 , 28 are formed can be obtained.
- the via holes 22 , 22 , . . . from the bottom surfaces of which the second conductor pattern 28 is exposed respectively, are formed in the metallic foil 10 b exposed to the second conductor pattern 28 side by the laser respectively.
- the thin metal film 23 is formed on the whole surface on both surfaces containing inner wall surfaces of the via holes 22 , 22 , . . . of the substrate 20 , from which the metallic foil 10 b is exposed respectively, by the electroless plating or the vapor deposition.
- the dry films 16 , 16 are patterned, and then the via-fill electroplating is applied by using the metallic foil 10 b and the thin metal film 23 as a power feeding layer.
- the vias 24 , 24 are formed by filling the plating metal in the via holes 22 , 22 , . . . , and also the second conductor patterns 28 , 28 , . . . each connected electrically to the first conductor pattern 18 via the via hole 22 respectively are formed on both surface sides of the substrate 20 , so that the conductor patterns are formed as four layers in total.
- the wiring substrate in which the conductor patterns are stacked in an even number can be obtained.
- the via holes 22 are formed by the laser. But the via holes 22 can be formed by using the metallic foil 10 b provided on the insulating layer 12 formed of a photosensitive resin. In this case, predetermined locations of the metallic foil 10 b are removed by the laser, and then the via holes 22 can be formed by exposing/developing the insulating layer 12 formed of the exposed photosensitive resin while using the left metallic foil 10 b as a mask.
- the recess portions from the bottom surfaces of which the metallic foil 10 b is exposed respectively are formed at predetermined locations in the resist that is coated on the metallic foil 10 b, and then the exposed metallic foil 10 b is removed by the etching to expose the insulating layer 12 formed of the exposed photosensitive resin. Then, then the via holes 22 can be formed by exposing/developing the exposed insulating layer 12 .
- the via-fill method using the electroplating is explained when the vias 24 are formed by filing a metal in the via holes 22 .
- the vias 24 may be formed by filling the conductive paste in the via holes 22 .
- the conductor patterns may be formed after the vias 24 are formed.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
Abstract
Description
- This application claims priority to Japanese Patent Application No. 2008-267094, filed Oct. 16, 2008, in the Japanese Patent Office. The Japanese Patent Application No. 2008-267094 is incorporated by reference in its entirety.
- The present disclosure relates to a method of manufacturing a wiring substrate. More specifically, the present disclosure relates to a method of manufacturing a multilayer wiring substrate in which a plurality of conductive patterns are connected electrically via vias, which pass through an insulating layer, and are stacked.
- As the method of manufacturing the multilayer wiring substrate, for example, in following
Patent Literature 1, the method of manufacturing the wiring substrate shown inFIGS. 13A to 13F has been proposed. - In the method of manufacturing the wiring substrate shown in
FIGS. 13A to 13F , as shown inFIG. 13A , first a peelablemetallic foil 102 is stacked on one surface side of aresin plate 100 that is formed of a semi-cured resin as a strong bearing body. In this peelablemetallic foil 102, as shown inFIG. 14 , a metal plate 102 b that is thicker than a metallic foil 102 a is joined onto metallic foil 102 a via a peeling layer 102 c. In stacking the peelablemetallic foil 102 on one surface side of theresin plate 100, the peelablemetallic foil 102 and theresin plate 100 can be adhered to each other by applying a heating and a pressure bonding in a state that the metallic foil 102 a is joined to theresin plate 100. - As shown in
FIG. 13B , the metal plate 102 b side of the peelablemetallic foil 102 stacked on one surface side of theresin plate 100 is covered partially with adry film 104. Then,bump recesses dry film 104 is removed [FIG. 13C ]. - As shown in
FIG. 13D , abump 108 is formed in thebump recesses bumps 108 respectively are formed. In forming thebumps 108, a metal film 112 made of gold, or the like, which is not etched by an etchant that is used to etch the metal plate 102 b as described later, is formed. - Also, as shown in
FIG. 13D , not only conductor patterns 118, 118, . . . but alsovias bumps 108 and the conductor patterns 110 by the additive process or the semi-additive process. - In this manner, conductor patterns are stacked in a predetermined number on the metal plate 102 b of the peelable
metallic foil 102. Thus, since a strength of an obtainedwiring substrate 120 is improved, the metal plate 102 b of the peelablemetallic foil 102 is peeled from the metallic foil 102 a, as shown inFIG. 13F . - Then, the metal plate 102 b is removed by the etching, and so that the
wiring substrate 120 can be obtained. - [Patent Literature 1] JP-A-2007-165513
- According to the method of manufacturing the wiring substrate shown in
FIGS. 13A to 13F , a strength of the wiring substrate can be maintained by theresin plate 100 as the strong bearing body. Therefore, the multilayer wiring substrate can be manufactured while facilitating the conveyance of the stacked body, etc. in the steps of manufacturing the wiring substrate. - However, in the method of manufacturing the wiring substrate shown in
FIGS. 13A to 13F , the metal plate 102 b adhered to thewiring substrate 120 that peeled from theresin plate 100 is removed by the etching. In order to shorten an etching time of the metal plate 102 b, it is necessary to make the peelablemetallic foil 102 thin. However, the peelablemetallic foil 102 of predetermined thickness is needed to form thebump recesses metallic foil 102. As a result, it is difficult to shorten a time required to etch the peelablemetallic foil 102. - Exemplary embodiments of the present invention provide a method of manufacturing a wiring substrate that is not needed to remove a metallic foil by an etching.
- The inventors of the present invention arrived at the present invention as a result of the study made based on a consideration such that it is advantageous to solve the above problems that conductive patterns should be formed by using a metallic foil with carrier, in which a metallic foil is stacked on one surface side of a carrier plate as a supporting body via a release layer.
- A method of manufacturing a wiring substrate according to a first aspect of the present invention, comprises:
- preparing two stacked bodies, each having a first metallic foil with carrier, a first insulating layer and a metal layer, the first metallic foil with carrier having a carrier plate, a peeling layer and a metallic foil provided on one surface side of the carrier plate via the peeling layer, the metal layer being thicker than the metallic foil of the first metallic foil with carrier and being provided on a metallic foil side of the first metallic foil with carrier via the first insulating layer;
- forming a joined body by jointing the two stacked bodies such that the carrier plates are joined via a joining layer;
- forming first conductor patterns by patterning the metal layers positioned on both sides of the joined body respectively;
- providing second metallic foils with carrier, each of which has a carrier plate, a peeling layer and a metallic foil provided on one surface side of the carrier plate via the peeling layer, to the first conductor patterns formed in the both sides of the joined body respectively via second insulating layers such that the first conductor patterns are opposed to the metallic foils of the second metallic foils via the second insulating layers;
- forming two substrates, each of which has the metallic foils of the first and second metallic foils with carrier on both surface sides of the first conductor patterns via the first and second insulating films, by peeling the carrier plates of the first and second metallic foils with carrier from the peeling layers of the first and second metallic foils with carrier; and
- forming second conductor patterns which are connected electrically to the first conductor patterns via vias that pass through the first and second insulating layers respectively, from the metallic foils formed on both surface sides of the substrate.
- A method of manufacturing a wiring substrate according to a second aspect of the present invention, comprising:
- preparing two stacked bodies, each of which has two first metallic foils with carrier and a first insulating layer, each of the first metallic foils with carrier having a carrier plate, a peeling layer and a metallic foil provided on one surface side of the carrier plate via the peeling layer, the two first metallic foils with carrier being stacked with each other such that the respective metallic foils of the first metallic foils with carrier are opposed to each other via the first insulating layer;
- forming a joined body by joining two stacked bodies such that the carrier plates on one surface side of the stacked bodies are joined via a joining layer;
- forming first conductor patterns which are connected electrically to the metallic foils of the first metallic foils with carrier via vias that pass through the first insulating layers in the joined body respectively, from the respective metallic foils that are exposed by peeling the carrier plates provided on both sides of the joined body respectively;
- providing second metallic foils with carrier, each of which has a carrier plate, a peeling layer and a metallic foil provided on one surface side of the carrier plate via the peeling layer, to the first conductor patterns via second insulating layers such that the first conductor patterns are opposed to the metallic foils of the second metallic foils with carrier respectively;
- forming two substrates, each of which has the metallic foils of the first and second metallic foils with carrier on both surface sides of the first conductor patterns via the first and second insulating films, by peeling the carrier plates of the first and second metallic foils with carrier from the peeling layers of the first and second metallic foils with carrier; and
- forming second conductor patterns, which are connected electrically to the first conductor patterns via vias that pass through the first and second insulating layers respectively, from the metallic foils formed on both surface sides of the substrate.
- In a method of manufacturing a wiring substrate according to the first or second aspect of the present invention, the method may further comprises:
- stacking sequentially a plurality of conductor patterns, which are connected electrically via vias that pass through third insulating layers, on the both surface sides of the substrate that contains the first conductor patterns therein to form the wiring substrate, in which the conductor patterns are formed as an odd-numbered layer.
- A method of manufacturing a wiring substrate according to a fourth aspect of the present invention, comprises:
- preparing two stacked bodies, each of which has two first metallic foils with carrier and a first insulating layer, each of the first metallic foils with carrier having a carrier plate, a peeling layer and a metallic foil provided on one surface side of the carrier plate via the peeling layer, the two first metallic foils with carrier being stacked with each other such that the respective metallic foils of the first metallic foils with carrier are opposed to each other via the first insulating layer;
- forming a joined body by joining two stacked bodies such that the carrier plates on one surface side of the stacked bodies are joined via a joining layer;
- forming first conductor patterns which are connected electrically to the metallic foils of the first metallic foils with carrier via vias that pass through the first insulating layers in the joined body respectively, from the respective metallic foils that are exposed by peeling the carrier plates provided on both sides of the joined body respectively;
- providing second metallic foils with carrier, each of which has a carrier plate, a peeling layer and a metallic foil provided on one surface side of the carrier plate via the peeling layer, to the first conductor patterns via second insulating layer such that the first conductor patterns are opposed to the metallic foils of the second metallic foils with carrier respectively;
- forming second conductor patterns which are connected electrically to the first conductor patterns via vias that pass through the second insulating layers, from the metallic foils that are exposed by peeling the carrier plates of the second metallic foils with carrier;
- providing third metallic foils with carrier, each of which has a carrier plate, a peeling layer and a metallic foil provided on one surface side of the carrier plate via the peeling layer, to the second conductor patterns via third insulating layers such that the second conductor patterns are opposed to the metallic foils of the third metallic foils with carrier; and
- forming two substrates, which has the metallic foils of the first and third metallic foils with carrier to put the first conductor patterns and the second conductor patterns therebetween, by peeling the carrier plates of the first and third metallic foils with carrier.
- In a method of manufacturing a wiring substrate according to the fourth aspect of the present invention, the method may further comprises:
- stacking sequentially a plurality of conductor patterns, which are connected electrically via vias that pass through fourth insulating layers, on both surface sides of the substrate that contains therein the first conductor patterns and the second conductor patterns that are connected electrically via the vias that pass through the second insulating layers to form the wiring substrate, in which conductor patterns are formed as an even-numbered layer.
- In a method of manufacturing a wiring substrate according to the first, second or fourth aspect of the present invention, the metallic foil of each of the first and second metallic foils with carrier may be a copper foil, and the carrier plate may be a copper plate.
- In a method of manufacturing a wiring substrate according to the first, second or fourth aspect of the present invention, the method may further comprises:
- forming the vias by forming via holes in the first or second insulating layer by a laser and then filling the via holes with a plating metal.
- According to the method of manufacturing the wiring substrate according to the present invention, the step of removing the metallic plate by the etching, which is needed in the method of manufacturing the wiring substrate in the prior art shown in
FIGS. 13A to 13F , can be omitted. Therefore, the steps of manufacturing the wiring substrate can be shortened. - Also, in the preset invention, the carrier plate of the metallic foil with carrier is employed as the strong bearing body. As a result, a strength of the stacked body can be maintained during the manufacturing step, and the trouble caused due to the deformation of the stacked body by the roller, or the like during the manufacturing step can be prevented.
- Other features and advantages may be apparent from the following detailed description, the accompanying drawings and the claims.
-
FIGS. 1A to 1D show process drawings explaining an exemplary embodiment of a method of manufacturing a wiring substrate according to the present invention. -
FIGS. 2A to 2B show process drawings explaining steps following the process drawing shown inFIG. 1D . -
FIGS. 3A to 3E show process drawings explaining steps following the process drawing shown inFIG. 2B . -
FIG. 4 shows a partial cross sectional view explaining a metallic foil with carrier used in the method of manufacturing a wiring substrate shown inFIGS. 1A-3E . -
FIGS. 5A to 5C show process drawings explaining another exemplary embodiment of a method of manufacturing a wiring substrate according to the present invention. -
FIGS. 6A to 6C show process drawings explaining steps following the process drawing shown inFIG. 5C . -
FIGS. 7A to 7B show process drawings explaining steps following the process drawing shown inFIG. 6C . -
FIG. 8 shows a process drawing explaining steps following the process drawing shown inFIG. 7B . -
FIGS. 9A to 9D show process drawings explaining steps following the process drawing shown inFIG. 8 . -
FIGS. 10A to 10B show process drawings explaining further another exemplary embodiment of a method of manufacturing a wiring substrate according to the present invention. -
FIGS. 11A to 11B show process drawings explaining steps following the process drawing shown inFIG. 10B . -
FIG. 12 shows a process drawing explaining steps following the process drawing shown inFIG. 11B . -
FIGS. 13A to 13F show process drawings explaining a method of manufacturing a wiring substrate in a related art. -
FIG. 14 shows a partial cross sectional view explaining a peelable metallic foil used in the related-art method of manufacturing a wiring substrate. - An exemplary embodiment of a method of manufacturing the wiring substrate according to the present invention is shown in
FIG. 1A toFIG. 3E hereunder. First, as shown inFIG. 1A , a stacked body 11 is formed by stacking acopper foil 14, which is formed of a metal layer thicker than ametallic foil 10 b, on themetallic foil 10 b side of a metallic foil withcarrier 10 via an insulatinglayer 12 made of a resin. As thiscopper foil 14, a copper foil of 18 μm thick is employed. - In stacking the
copper foil 14 on the metallic foil withcarrier 10, the heating and the press bonding can be applied while using a sheet, which is formed of a thermosetting resin in a semi-cured state, as the insulatinglayer 12. - Also, as shown in
FIG. 4 , in the metallic foil withcarrier 10, themetallic foil 10 b is provided on one surface side of a carrier plate 10 a as the strong bearing body via a peeling layer 10 c. A copper plate of 15 to 70 μm thick can be employed as the carrier plate 10 a, and a copper foil of 0.5 to 12 μm thick can be employed as themetallic foil 10 b. - Two stacked bodies 11, 11 shown in
FIG. 1A are stacked by joining the carrier plates 10 a, 10 a via a joininglayer 15. Thus, a joinedbody 17 shown inFIG. 1B is formed. The joininglayer 15 is a sheet that is formed of a thermosetting resin in a semi-cured state, and can be heated and pressure-bonded. Both surfaces of the joinedbody 17 are formed of thecopper foil 14 respectively. - As shown in
FIG. 1C , exposed surfaces of the copper foils 14, 14 are covered partially withdry films - The
dry films copper foil 14 is exposed partially respectively. Thus, as shown inFIG. 1D ,first conductor patterns body 17. Thefirst conductor patterns - Also, as shown in
FIG. 2A , the metallic foil withcarrier 10 is provided on both surface sides of the joinedbody 17, on which thefirst conductor patterns FIG. 1D , via the insulatinglayer 12 respectively. The metallic foil withcarrier 10 is provided such that themetallic foil 10 b is opposed to thefirst conductor patterns layer 12, and the heating and the pressure-bonding are applied. - In the joined
body 17 obtained in this manner and shown inFIG. 2A , four metallic foils withcarrier 10 are provided. - Then, as shown in
FIG. 2B , the carrier plates 10 a of the metallic foils withcarrier body 17 are peeled from themetallic foil 10 b respectively. Thus, twosubstrates first conductor patterns substrate 20, the insulatinglayers metallic foil 10 b respectively are formed on both surface sides of thefirst conductor patterns substrate 20 can be easily carried. - In procedures shown in
FIGS. 3A to 3E , conductor patterns that are connected by thefirst conductor patterns substrates FIGS. 3A to 3E , steps of manufacturing the wiring substrate employing one of thesubstrates - First, as shown in
FIG. 3A , in thesubstrate 20, viaholes first conductor pattern 18 is exposed respectively, are formed in predetermined positions of themetallic foil 10 b by the laser. Since this viahole 22 is formed by the laser, the viahole 22 is formed like a taper shape whose inner diameter is reduced gradually toward the bottom surface from the opening portion. In this case, the residues produced in forming the via holes 22, 22, . . . by the laser are removed by applying the desmear process to thesubstrate 20. - As shown in
FIG. 3B , athin metal film 23 is formed on the whole surface of thesubstrate 20 containing inner wall surfaces of the via holes 22, 22, . . . on both sides by the electroless plating or the vapor deposition. - Also, shown in
FIG. 3C , thedry films metallic foil 10 b and thethin metal film 23 as a power feeding layer. Thus, vias 24, 24 that are formed by filling a plating metal in the via holes 22, 22, . . . , andsecond conductor patterns first conductor pattern 18 via the via 24 respectively can be formed on both surface sides of thesubstrate 20. - Then, as shown in
FIG. 3D , themetallic foil 10 b and thethin metal film 23 being exposed by peeling thedry films FIG. 3D , thesecond conductor patterns first conductor pattern 18 via the via 24 respectively can be formed on both surface sides of thesubstrate 20. - Then, as shown in
FIG. 3E , thesecond conductor patterns pads 34 are formed. Accordingly, awiring substrate 30 can be obtained. - In this manner, in the method of manufacturing the wiring substrate shown in
FIG. 1A toFIG. 3E , the carrier plate 10 a of the metallic foil withcarrier 10 acts as the strong bearing body in the joinedbody 17. Therefore, the conveyance of the joinedbody 17 can be handled without any trouble. - Also, like the method of manufacturing the wiring substrate shown in
FIGS. 13A to 13F , the step of removing the metal plate 102 b by the etching can be omitted, and the shortening of the steps of manufacturing thewiring substrate 30 can be attained. - In the method of manufacturing the wiring substrate shown in
FIG. 1A toFIG. 3E , as shown inFIG. 3A , in such a situation that the via holes 22, 22, . . . must be formed on thefirst conductor patterns 18 from both surface sides by the laser, when the via holes 22 are formed from the other surface side of thefirst conductor patterns 18 by the laser in a condition that thefirst conductor patterns 18 are exposed from the bottom surfaces of the via holes 22 formed from one surface side of thefirst conductor patterns 18 by the laser, it is feared that thefirst conductor patterns 18 exposed from bottom surfaces of the via holes 22 that have already been formed from the one surface side of thefirst conductor patterns 18 are destroyed. - In this respect, according to a method of manufacturing the wiring substrate shown in
FIG. 5A toFIG. 9D , it is possible to overcome such a fear that thefirst conductor patterns 18 are destroyed when the via holes 22 are formed in thesubstrate 20 by the laser. - First, as shown in
FIG. 5A , two stacked bodies 11 are formed by joining two metallic foils withcarrier layer 12 formed of a resin. This joining can be executed by applying the heating and the press bonding while putting a sheet formed of a thermosetting resin in a semi-cured state as the insulatinglayer 12 between the metallic foils withcarrier - Also, the joined
body 17 shown inFIG. 5B is formed by joining two stacked bodies 11 via the joininglayer 15. This joining by using the joininglayer 15 can be executed by applying the heating and the press bonding while putting a sheet formed of a thermosetting resin in a semi-cured state as the joininglayer 15 between the stacked bodies 11, 11. - Then, the carrier plates 10 a of the metallic foils with
carrier body 17 obtained in this manner. Thus, as shown inFIG. 5C , the joinedbody 17 from both surface sides of which the metallic foils 10 b, 10 b are exposed is obtained. - In the joined
body 17 from both surface sides of which the metallic foils 10 b, 10 b are exposed, as shown inFIG. 6A , the via holes 22, 22, . . . from the bottom surfaces of which themetallic foil 10 b of other metallic foil withcarrier 10 is exposed respectively are formed on both surfaces of the joinedbody 17 at predetermined locations of the metallic foils 10 b, 10 b by the laser. Since this viahole 22 is formed by the laser, the viahole 22 is formed like a taper shape whose inner diameter is reduced gradually toward the bottom surface from the opening portion. The residues produced in forming the via holes 22, 22, . . . by the laser are removed by applying the desmear process to thesubstrate 20. - As shown in
FIG. 6B , thethin metal film 23 is formed on the whole surface on one surface side of the insulatinglayers - Also, shown in
FIG. 6C , thedry films metallic foil 10 b and thethin metal film 23 as a power feeding layer. Thus, vias 24, 24 that are formed by filling a plating metal in the via holes 22, 22, . . . , and thefirst conductor patterns body 17. - The
dry films metallic foil 10 b and thethin metal film 23 being exposed are etched. Thus, as shown inFIG. 7A , thefirst conductor patterns body 17. - The metallic foil with
carrier 10 is provided on both surface sides of the joinedbody 17, on both surface sides of which thefirst conductor patterns layer 12 respectively such that the metallic foil withcarrier 10 is opposed to thefirst conductor patterns FIG. 7B ]. - In the joined
body 17 obtained in this manner and shown inFIG. 7B , four metallic foils withcarrier - Then, as shown in
FIG. 8 , respective carrier plates 10 a of the metallic foils withcarrier body 17 are peeled from themetallic foil 10 b respectively. Thus, thesubstrates layer 12 being covered with themetallic foil 10 b is formed on both surface sides of thefirst conductor patterns layers first conductor patterns - In this
substrate 20, the insulatinglayers first conductor patterns substrate 20 can be easily carried out. - In procedures shown in
FIGS. 9A to 9D , the conductor patterns that are connected by thefirst conductor patterns substrates FIGS. 9A to 9D , the steps of manufacturing the wiring substrate using one ofsubstrates 20 are illustrated. - First, as shown in
FIG. 9A , the via holes 22, 22, from bottom surfaces of which thefirst conductor pattern 18 or the via 24 is exposed respectively, are formed in predetermined positions of themetallic foil 10 b on thefirst conductor patterns substrate 20 by the laser. At this time, since the insulatinglayer 12 or the via 24 is formed on the other surface side of thefirst conductor patterns 18, the situation that thefirst conductor patterns 18 are destroyed by an impact caused by the laser can be prevented even when the laser is irradiated onto one surface side of thefirst conductor patterns 18 exposed from the bottom surfaces of the via holes 22. - Then, as shown in
FIG. 9B , thethin metal film 23 is formed on both surfaces of thesubstrate 20, from which the metallic foils 10 b, 10 b are exposed, by the electroless plating or the vapor deposition. Also, thethin metal film 23 is formed on the inner wall surfaces of the via holes 22, 22 . . . - Then, as shown in
FIG. 9C , thedry films metallic foil 10 b and thethin metal film 23 as a power feeding layer. Thus, vias 24, 24 that are formed by filling the plating metal in the via holes 22, 22, . . . , and thesecond conductor patterns substrate 20. - Then, the
metallic foil 10 b and thethin metal film 23 exposed by peeling thedry films second conductor patterns first conductor pattern 18 via the via 24 respectively can be formed on both surface sides of thesubstrate 20. - Then, the
second conductor patterns pads 34 are formed (SeeFIG. 3E ). Accordingly, as shown inFIG. 9D , thewiring substrate 30 can be obtained. - In the method of manufacturing the wiring substrate shown in
FIG. 1A toFIG. 9D , the wiring substrate in which three-layered conductor patterns are stacked is manufactured. In this case, when the multilayer wiring substrate is manufactured further, the conductor patterns are formed simultaneously on both surface sides of thesubstrate 20 by the publicly known additive process or the additive process to prevent generation of warp, or the like of thesubstrate 20. - In this manner, in the method of manufacturing the wiring substrate shown in
FIG. 1A toFIG. 9D , the wiring substrate in which the conductor patterns are stacked as odd-numbered layers can be obtained. - Also, the wiring substrate in which the conductor patterns are stacked in the odd number can be obtained by peeling respective carrier plates 10 a of the metallic foils with
carrier body 17 shown inFIG. 7B . - In contrast to the method of manufacturing the wiring substrate shown in
FIG. 1A toFIG. 9D , according to the manufacturing method shown inFIG. 10A toFIG. 12 , the wiring substrate in which the conductor patterns are stacked as even-numbered layers can be obtained. - First, the carrier plate 10 a of the metallic foil with
carrier 10 provided on both surface sides of the joinedbody 17 shown inFIG. 7B is peeled respectively. Thus, as shown inFIG. 10A , themetallic foil 10 b is exposed on both surface sides of the joinedbody 17 respectively. - Then, as shown in
FIG. 10B , the via holes 22, 22, . . . , from bottom surfaces of which thefirst conductor pattern 18 or the via 24 is exposed respectively, are formed in predetermined positions of themetallic foil 10 b exposed on both sides of the joinedbody 17 by the laser. - The
thin metal film 23 is formed on the whole surface on both surfaces of the joinedbody 17, in which the via holes 22, 22, . . . are formed, on the insulatinglayer 12 side by the electroless plating or the vapor deposition. Also, thethin metal film 23 is formed on the inner wall surfaces of the via holes 22, 22 . . . . - Then, the
dry films thin metal film 23 respectively are patterned, and then the via-fill electroplating is applied by using themetallic foil 10 b and thethin metal film 23 as a power feeding layer. Thus, vias 24, 24, . . . are formed by filling the plating metal in the via holes 22, 22, . . . , and alsosecond conductor patterns FIG. 11A ]. - Then, the
dry films metallic foil 10 b and thethin metal film 23 being exposed on both surface sides of the joinedbody 17 are etched. Thus, thesecond conductor patterns first conductor pattern 18 via the via 24 are formed, and then the insulatinglayer 12 is formed on both surface sides of the joinedbody 17 respectively. - Also, as shown in
FIG. 11B , the metallic foil withcarrier 10 is stacked on the insulatinglayer 12 formed on both surface sides of the joinedbody 17 respectively. This metallic foil withcarrier 10 is stacked such that themetallic foil 10 b is opposed to thesecond conductor patterns - In the joined
body 17 formed in this manner and shown inFIG. 11B , four metallic foils withcarrier - Then, as shown in
FIG. 12 , the metallic foils 10 b of four metallic foils withcarrier 10 of the joinedbody 17 are peeled respectively. Thus, thesubstrates metallic foil 10 b is provided on both surface sides respectively and also thefirst conductor patterns second conductor patterns - In the
substrates FIG. 12 , as shown inFIG. 9A , the via holes 22, 22, . . . , from the bottom surfaces of which thesecond conductor pattern 28 is exposed respectively, are formed in themetallic foil 10 b exposed to thesecond conductor pattern 28 side by the laser respectively. - Also, the
thin metal film 23 is formed on the whole surface on both surfaces containing inner wall surfaces of the via holes 22, 22, . . . of thesubstrate 20, from which themetallic foil 10 b is exposed respectively, by the electroless plating or the vapor deposition. - Then, the
dry films metallic foil 10 b and thethin metal film 23 as a power feeding layer. Thus, thevias second conductor patterns first conductor pattern 18 via the viahole 22 respectively are formed on both surface sides of thesubstrate 20, so that the conductor patterns are formed as four layers in total. - In this manner, in the method of manufacturing the wiring substrate shown in
FIG. 10A toFIG. 12 , the wiring substrate in which the conductor patterns are stacked in an even number can be obtained. - In the above explanation, the via holes 22 are formed by the laser. But the via holes 22 can be formed by using the
metallic foil 10 b provided on the insulatinglayer 12 formed of a photosensitive resin. In this case, predetermined locations of themetallic foil 10 b are removed by the laser, and then the via holes 22 can be formed by exposing/developing the insulatinglayer 12 formed of the exposed photosensitive resin while using the leftmetallic foil 10 b as a mask. - Otherwise, the recess portions from the bottom surfaces of which the
metallic foil 10 b is exposed respectively are formed at predetermined locations in the resist that is coated on themetallic foil 10 b, and then the exposedmetallic foil 10 b is removed by the etching to expose the insulatinglayer 12 formed of the exposed photosensitive resin. Then, then the via holes 22 can be formed by exposing/developing the exposed insulatinglayer 12. - Also, the via-fill method using the electroplating is explained when the
vias 24 are formed by filing a metal in the via holes 22. But thevias 24 may be formed by filling the conductive paste in the via holes 22. - In this case, the conductor patterns may be formed after the
vias 24 are formed. - While the invention has been described with respect to a limited number of embodiments, those skilled in the art, having benefit of this disclosure, will appreciate that other embodiments can be devised which do not depart from the scope of the invention as disclosed herein. Accordingly, the scope of the invention should be limited only by the attached claims.
Claims (12)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/762,791 US8518203B2 (en) | 2008-10-16 | 2013-02-08 | Method of manufacturing wiring substrate |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008267094A JP4533449B2 (en) | 2008-10-16 | 2008-10-16 | Wiring board manufacturing method |
JP2008-267094 | 2008-10-16 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/762,791 Division US8518203B2 (en) | 2008-10-16 | 2013-02-08 | Method of manufacturing wiring substrate |
Publications (2)
Publication Number | Publication Date |
---|---|
US20100096078A1 true US20100096078A1 (en) | 2010-04-22 |
US8394225B2 US8394225B2 (en) | 2013-03-12 |
Family
ID=42107688
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/579,726 Active 2031-04-09 US8394225B2 (en) | 2008-10-16 | 2009-10-15 | Method of manufacturing wiring substrate |
US13/762,791 Active US8518203B2 (en) | 2008-10-16 | 2013-02-08 | Method of manufacturing wiring substrate |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/762,791 Active US8518203B2 (en) | 2008-10-16 | 2013-02-08 | Method of manufacturing wiring substrate |
Country Status (2)
Country | Link |
---|---|
US (2) | US8394225B2 (en) |
JP (1) | JP4533449B2 (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103119710A (en) * | 2010-09-29 | 2013-05-22 | 日立化成株式会社 | Method for manufacturing package substrate for semiconductor element mounting |
CN103531483A (en) * | 2012-07-05 | 2014-01-22 | 欣兴电子股份有限公司 | Bearing part and manufacturing method of coreless packaging substrate |
CN104685978A (en) * | 2012-09-26 | 2015-06-03 | 日立化成株式会社 | Multilayer wiring board, and method for manufacturing multilayer wiring board |
US9485863B2 (en) | 2012-06-18 | 2016-11-01 | Unimicron Technology Corp. | Carrier and method for fabricating coreless packaging substrate |
EP3113213A1 (en) * | 2015-06-30 | 2017-01-04 | Subtron Technology Co. Ltd. | Package substrate and manufacturing method thereof |
WO2017078849A1 (en) * | 2015-11-06 | 2017-05-11 | Apple Inc. | Carrier ultra thin substrate |
CN108269766A (en) * | 2017-12-20 | 2018-07-10 | 深南电路股份有限公司 | A kind of ultra-thin packed substrate structure and its processing method |
CN108882507A (en) * | 2018-08-03 | 2018-11-23 | 江苏普诺威电子股份有限公司 | Thick copper heat dissipation PCB processing technology |
CN109564899A (en) * | 2016-08-05 | 2019-04-02 | 三菱瓦斯化学株式会社 | The manufacturing method of supporting substrate, the laminated body with supporting substrate and semiconductor element package for mounting substrate |
US10624213B1 (en) * | 2018-12-20 | 2020-04-14 | Intel Corporation | Asymmetric electronic substrate and method of manufacture |
CN113196892A (en) * | 2018-12-14 | 2021-07-30 | 三菱瓦斯化学株式会社 | Method for manufacturing package substrate for mounting semiconductor element |
CN113243146A (en) * | 2018-12-14 | 2021-08-10 | 三菱瓦斯化学株式会社 | Method for manufacturing package substrate for mounting semiconductor element |
US11107933B2 (en) * | 2018-03-06 | 2021-08-31 | Teresa Oh | Two-terminal device and lighting device using the same |
CN114190011A (en) * | 2021-11-11 | 2022-03-15 | 江苏普诺威电子股份有限公司 | High-heat-dissipation PCB and manufacturing process thereof |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI411073B (en) * | 2010-08-13 | 2013-10-01 | Unimicron Technology Corp | Package substrate having a passive element embedded therein and fabrication method thereof |
KR101282965B1 (en) * | 2010-11-05 | 2013-07-08 | 주식회사 두산 | Novel printed circuit board and method of producing the same |
JP5750400B2 (en) * | 2012-05-17 | 2015-07-22 | 新光電気工業株式会社 | Wiring board manufacturing method, wiring board manufacturing structure |
JP6361906B2 (en) * | 2013-01-09 | 2018-07-25 | 日立化成株式会社 | Wiring substrate manufacturing method and laminate with support material |
KR102211741B1 (en) * | 2014-07-21 | 2021-02-03 | 삼성전기주식회사 | Printed circuit board and method of manufacturing the same |
WO2017085849A1 (en) * | 2015-11-19 | 2017-05-26 | 三井金属鉱業株式会社 | Production method for printed wiring board having dielectric layer |
US11032917B2 (en) * | 2018-06-08 | 2021-06-08 | Unimicron Technology Corp. | Circuit carrier board and manufacturing method thereof |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5690837A (en) * | 1995-05-23 | 1997-11-25 | Hitachi Chemical Company, Ltd. | Process for producing multilayer printed circuit board |
US20070124924A1 (en) * | 2005-12-07 | 2007-06-07 | Shinko Electric Industries Co. Ltd. | Method of manufacturing wiring substrate and method of manufacturing electronic component mounting structure |
US20070130762A1 (en) * | 2004-01-19 | 2007-06-14 | Shinko Electric Industries Co., Ltd. | Circuit substrate manufacturing method |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08316631A (en) * | 1995-05-23 | 1996-11-29 | Hitachi Chem Co Ltd | Manufacture of multilayer wiring board |
JPH0936550A (en) * | 1995-07-19 | 1997-02-07 | Hitachi Chem Co Ltd | Manufacture of multilayer printed-wiring board |
JPH1126938A (en) * | 1997-06-30 | 1999-01-29 | Matsushita Electric Works Ltd | Manufacture of laminated board with inner layer circuit |
JP2001127429A (en) * | 1999-10-25 | 2001-05-11 | Hitachi Chem Co Ltd | Method for producing multilayer printed wiring board |
JP2004273531A (en) * | 2003-03-05 | 2004-09-30 | Shinko Electric Ind Co Ltd | Copper-foil composite sheet for printed wiring board and method of manufacturing printed wiring board using the sheet |
JP2007165513A (en) | 2005-12-13 | 2007-06-28 | Shinko Electric Ind Co Ltd | Method of manufacturing multilayered wiring board for semiconductor device, and method of manufacturing semiconductor device |
JP2007043201A (en) * | 2006-10-24 | 2007-02-15 | Fujitsu Ltd | Method for manufacturing multilayer wiring board |
-
2008
- 2008-10-16 JP JP2008267094A patent/JP4533449B2/en active Active
-
2009
- 2009-10-15 US US12/579,726 patent/US8394225B2/en active Active
-
2013
- 2013-02-08 US US13/762,791 patent/US8518203B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5690837A (en) * | 1995-05-23 | 1997-11-25 | Hitachi Chemical Company, Ltd. | Process for producing multilayer printed circuit board |
US20070130762A1 (en) * | 2004-01-19 | 2007-06-14 | Shinko Electric Industries Co., Ltd. | Circuit substrate manufacturing method |
US20070124924A1 (en) * | 2005-12-07 | 2007-06-07 | Shinko Electric Industries Co. Ltd. | Method of manufacturing wiring substrate and method of manufacturing electronic component mounting structure |
Cited By (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103119710A (en) * | 2010-09-29 | 2013-05-22 | 日立化成株式会社 | Method for manufacturing package substrate for semiconductor element mounting |
US9485863B2 (en) | 2012-06-18 | 2016-11-01 | Unimicron Technology Corp. | Carrier and method for fabricating coreless packaging substrate |
CN103531483A (en) * | 2012-07-05 | 2014-01-22 | 欣兴电子股份有限公司 | Bearing part and manufacturing method of coreless packaging substrate |
US10194525B2 (en) | 2012-09-26 | 2019-01-29 | Hitachi Chemical Company, Ltd. | Multilayer wiring board, and method for manufacturing multilayer wiring board |
CN104685978A (en) * | 2012-09-26 | 2015-06-03 | 日立化成株式会社 | Multilayer wiring board, and method for manufacturing multilayer wiring board |
EP3113213A1 (en) * | 2015-06-30 | 2017-01-04 | Subtron Technology Co. Ltd. | Package substrate and manufacturing method thereof |
US9693468B2 (en) | 2015-06-30 | 2017-06-27 | Subtron Technology Co., Ltd. | Package substrate and manufacturing method thereof |
WO2017078849A1 (en) * | 2015-11-06 | 2017-05-11 | Apple Inc. | Carrier ultra thin substrate |
US9899239B2 (en) | 2015-11-06 | 2018-02-20 | Apple Inc. | Carrier ultra thin substrate |
CN109564899A (en) * | 2016-08-05 | 2019-04-02 | 三菱瓦斯化学株式会社 | The manufacturing method of supporting substrate, the laminated body with supporting substrate and semiconductor element package for mounting substrate |
US20190181000A1 (en) * | 2016-08-05 | 2019-06-13 | Mitsubishi Gas Chemical Company, Inc. | Supporting substrate, supporting substrate-attached laminate and method for manufacturing a package substrate for mounting a semiconductor device |
EP3496138A4 (en) * | 2016-08-05 | 2019-10-09 | Mitsubishi Gas Chemical Company, Inc. | Support substrate, laminate with support substrate, and method for manufacturing package substrate for mounting semiconductor element |
US11217445B2 (en) * | 2016-08-05 | 2022-01-04 | Mitsubishi Gas Chemical Company, Inc. | Supporting substrate, supporting substrate-attached laminate and method for manufacturing a package substrate for mounting a semiconductor device |
CN108269766A (en) * | 2017-12-20 | 2018-07-10 | 深南电路股份有限公司 | A kind of ultra-thin packed substrate structure and its processing method |
US11107933B2 (en) * | 2018-03-06 | 2021-08-31 | Teresa Oh | Two-terminal device and lighting device using the same |
CN108882507A (en) * | 2018-08-03 | 2018-11-23 | 江苏普诺威电子股份有限公司 | Thick copper heat dissipation PCB processing technology |
CN113243146A (en) * | 2018-12-14 | 2021-08-10 | 三菱瓦斯化学株式会社 | Method for manufacturing package substrate for mounting semiconductor element |
CN113196892A (en) * | 2018-12-14 | 2021-07-30 | 三菱瓦斯化学株式会社 | Method for manufacturing package substrate for mounting semiconductor element |
EP3897083A4 (en) * | 2018-12-14 | 2022-01-26 | Mitsubishi Gas Chemical Company, Inc. | Method for manufacturing package substrate for mounting semiconductor element |
US11990349B2 (en) | 2018-12-14 | 2024-05-21 | Mitsubishi Gas Chemical Company, Inc. | Method for producing package substrate for loading semiconductor device |
US10980129B2 (en) * | 2018-12-20 | 2021-04-13 | Intel Corporation | Asymmetric electronic substrate and method of manufacture |
US10624213B1 (en) * | 2018-12-20 | 2020-04-14 | Intel Corporation | Asymmetric electronic substrate and method of manufacture |
CN114190011A (en) * | 2021-11-11 | 2022-03-15 | 江苏普诺威电子股份有限公司 | High-heat-dissipation PCB and manufacturing process thereof |
Also Published As
Publication number | Publication date |
---|---|
JP2010098086A (en) | 2010-04-30 |
US20130146220A1 (en) | 2013-06-13 |
JP4533449B2 (en) | 2010-09-01 |
US8518203B2 (en) | 2013-08-27 |
US8394225B2 (en) | 2013-03-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8518203B2 (en) | Method of manufacturing wiring substrate | |
TWI475940B (en) | Method of manufacturing multilayer wiring substrate, and multilayer wiring substrate | |
JP4546581B2 (en) | Wiring board manufacturing method | |
US8510936B2 (en) | Manufacturing method of package carrier | |
KR101077380B1 (en) | A printed circuit board and a fabricating method the same | |
KR100836653B1 (en) | Circuit board and method for manufacturing thereof | |
US8618424B2 (en) | Multilayer wiring substrate and method of manufacturing the same | |
TWI449480B (en) | Multilayered wiring substrate | |
JP4192657B2 (en) | Manufacturing method of build-up multilayer wiring board with built-in chip parts | |
KR20060048664A (en) | Method for fabricating an electronic component embedded substrate | |
KR20080100785A (en) | Wiring board manufacturing method and wiring board | |
KR100757910B1 (en) | Buried pattern substrate and manufacturing method thereof | |
JP4460013B2 (en) | Wiring board manufacturing method | |
KR20110076803A (en) | Multilayer wiring substrate | |
KR100832650B1 (en) | Multi layer printed circuit board and fabricating method of the same | |
JP2007208229A (en) | Manufacturing method of multilayer wiring board | |
JP4503698B2 (en) | Wiring board manufacturing method | |
JP4445778B2 (en) | Wiring board manufacturing method | |
KR101119308B1 (en) | A printed circuit board and a fabricating method the same | |
KR100957744B1 (en) | Method of fabricating bumpless chip embedded printed circuit board | |
KR101093173B1 (en) | A build-up printed circuit board with via-holes of stack type using bump structure and Manufacturing method of the same, Detachable Carrier using manufacturing method of the same | |
KR101067074B1 (en) | Printed circuit board and method for fabricating printed circuit board | |
TW201831066A (en) | Circuit board | |
TW201831067A (en) | Manufacturing method of circuit board | |
TWI626871B (en) | Circuit board manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SHINKO ELECTRIC INDUSTRIES CO., LTD.,JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NAKAMURA, TATSUYA;YAMADA, TOMOKO;REEL/FRAME:023378/0328 Effective date: 20091005 Owner name: SHINKO ELECTRIC INDUSTRIES CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NAKAMURA, TATSUYA;YAMADA, TOMOKO;REEL/FRAME:023378/0328 Effective date: 20091005 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |