US20090321817A1 - Structure and Method for Forming a Shielded Gate Trench FET with an Inter-Electrode Dielectric Having a Nitride Layer Therein - Google Patents
Structure and Method for Forming a Shielded Gate Trench FET with an Inter-Electrode Dielectric Having a Nitride Layer Therein Download PDFInfo
- Publication number
- US20090321817A1 US20090321817A1 US12/146,791 US14679108A US2009321817A1 US 20090321817 A1 US20090321817 A1 US 20090321817A1 US 14679108 A US14679108 A US 14679108A US 2009321817 A1 US2009321817 A1 US 2009321817A1
- Authority
- US
- United States
- Prior art keywords
- oxide layer
- dielectric
- gate
- nitride layer
- trench
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 150000004767 nitrides Chemical class 0.000 title claims abstract description 66
- 238000000034 method Methods 0.000 title claims description 52
- 239000004065 semiconductor Substances 0.000 claims abstract description 28
- 230000005669 field effect Effects 0.000 claims abstract description 7
- 239000000758 substrate Substances 0.000 claims description 13
- 230000003647 oxidation Effects 0.000 claims description 11
- 238000007254 oxidation reaction Methods 0.000 claims description 11
- 210000000746 body region Anatomy 0.000 claims description 9
- 230000015572 biosynthetic process Effects 0.000 claims description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 18
- 229920005591 polysilicon Polymers 0.000 description 18
- 238000000151 deposition Methods 0.000 description 5
- 230000005684 electric field Effects 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 3
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66234—Bipolar junction transistors [BJT]
- H01L29/66325—Bipolar junction transistors [BJT] controlled by field-effect, e.g. insulated gate bipolar transistors [IGBT]
- H01L29/66333—Vertical insulated gate bipolar transistors
- H01L29/66348—Vertical insulated gate bipolar transistors with a recessed gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
Definitions
- the present invention relates in general to semiconductor technology, and more particularly to structures and methods for forming inter-electrode dielectrics (IEDs) and gate dielectrics in shielded gate trench field effect transistors (FETs).
- IEDs inter-electrode dielectrics
- FETs shielded gate trench field effect transistors
- Shielded gate trench FETs are advantageous over conventional FETs in that the shield electrode reduces the gate-drain capacitance (Cgd) and improves the breakdown voltage of the transistor without sacrificing on-resistance.
- Conventional shielded gate trench FETs include a shield electrode below a gate electrode.
- the shield and gate electrodes are insulated from each other by a dielectric layer referred to as an inter-electrode dielectric or IED.
- the gate electrode is insulated from its adjacent body regions by a gate dielectric.
- Conventional methods for forming the IED and gate dielectric include thermal oxidation and/or chemical vapor deposition (CVD) processes.
- a shielded gate field effect transistor comprises a plurality of trenches extending into a semiconductor region.
- a shield electrode is disposed in a bottom portion of each trench, and a gate electrode is disposed over the shield electrode in each trench.
- An inter-electrode dielectric (IED) extends between the shield electrode and the gate electrode.
- the IED comprises a first oxide layer and a nitride layer over the first oxide layer.
- the shielded gate FET further comprises a shield dielectric lining the lower sidewalls and the bottom of each trench. Top surfaces of the shield dielectric are recessed relative to a top surface of the shield electrode so as to form recesses that are adjacent to the opposing sides of the shield electrode. The first oxide layer and the nitride layer fill the recesses.
- the first oxide layer and the nitride layer overlap the shield electrode along a depth of the plurality of trenches.
- the shielded gate FET further comprises a gate dielectric extending between the gate electrode and the semiconductor region.
- the gate dielectric comprises a first oxide layer and a nitride layer over the first oxide layer.
- the nitride layer in the IED and in the gate dielectric are contiguous.
- the gate dielectric further comprises a second oxide layer vertically extending between the gate electrode and the nitride layer.
- the IED further comprises a second oxide layer over the nitride layer.
- a shielded gate FET is formed as follows. A plurality of trenches is formed in a semiconductor region. A shield electrode is formed in a bottom portion of each trench. A dielectric layer is formed comprising a first oxide layer and a nitride layer that both laterally extend over the shield electrode. A gate electrode is formed over the shield electrode.
- forming the dielectric layer comprises forming the first oxide layer, forming the nitride layer over the first oxide layer, and forming a second oxide layer over the nitride layer.
- a shield dielectric layer is formed lining the lower sidewalls and the bottom of each trench.
- the top surfaces of the shield dielectric layer are recessed relative to a top surface of the shield electrode so as to form recesses adjacent to the opposing sides of the shield electrode.
- the first oxide layer and the nitride layer fill the recesses.
- the nitride layer further extends vertically along the upper sidewalls of each trench between the gate electrode and the semiconductor region.
- the first oxide layer is formed using a thermal oxidation process that also results in formation of an oxide layer vertically extending along the upper sidewalls of each trench.
- the thickness of the laterally extending first oxide layer is greater than the thickness of the oxide layer vertically extending along the upper sidewalls of each trench.
- FIGS. 1A-1F are simplified cross-sectional views at various stages of a process for forming the IED and gate dielectric of a shielded gate trench FET, according to an embodiment of the invention.
- FIG. 2 shows a simplified cross-sectional view of a shielded gate trench FET structure, according to an embodiment of the invention.
- the IED and gate dielectric of a shielded gate trench FET include a first oxide layer and a nitride layer. Some embodiments also include a second oxide layer over the nitride layer. The first oxide layer and the nitride layer fill the recesses above the shield dielectric adjacent to the opposing sides of the shield electrode that would otherwise form sharp corners on the bottom of the gate electrode. This reduces the leakage between the shield and gate electrodes.
- FIGS. 1A-1F are simplified cross-sectional views at various stages of a process for forming the IED and gate dielectric layers of a shielded gate trench FET, according to an embodiment of the invention. It should be understood that the following description is exemplary only, and the scope of the invention is not limited to these specific examples. Note that the various dimensions in the figures of this application are not to scale, and at times they are exaggerated or reduced in size to more clearly show various structural features.
- semiconductor region 100 is provided as the basis for forming the shielded gate trench FET.
- Hard mask 102 is formed over the surface of semiconductor region 100 using known techniques.
- hard mask 102 comprises oxide.
- trench 104 is formed in semiconductor region 100 using conventional photolithography and etch techniques.
- semiconductor region 100 includes an n-type epitaxial layer formed over a highly doped n+ type substrate.
- trench 104 extends into and terminates within the epitaxial layer.
- trench 104 extends through the epitaxial layer and terminates within the substrate.
- Hard mask 102 may be removed following the formation of trench 104 .
- shield dielectric 106 is formed along the sidewalls and the bottom of trench 104 and over the mesa regions adjacent to trench 104 using known techniques.
- shield dielectric 106 comprises oxide having a thickness in the range of 700-1300 ⁇ and may be formed using a conventional oxide deposition or thermal oxidation process.
- shield electrode 108 is formed in the lower portion of trench 104 over shield dielectric 106 using known techniques.
- the formation of shield electrode 108 may include depositing a layer of polysilicon over shield dielectric 106 to fill trench 104 .
- the polysilicon may be deposited using conventional polysilicon deposition techniques.
- the polysilicon may then be etched using known techniques to recess the polysilicon and form shield electrode 108 in the lower portion of trench 104 .
- shield dielectric 106 along the upper sidewalls of trench 104 and over the mesa regions adjacent to trench 104 may be removed using known dielectric etch techniques.
- the dielectric etch process etches shield dielectric 106 such that the top surfaces of shield dielectric 106 are recessed relative to the top surface of shield electrode 108 , thus forming recesses 110 between an upper portion of shield electrode 108 and semiconductor region 100 .
- IED 117 and gate dielectric 119 are formed over shield electrode 108 and along upper sidewalls of trench 104 .
- IED 117 and gate dielectric 119 include first oxide layer 112 a,b and nitride layer 114 . Some embodiments also include second oxide layer 116 .
- First oxide layer 112 a,b is formed along the upper trench sidewalls (portion 112 a ) and over shield electrode 108 (portion 112 b ) using known techniques. First oxide layer 112 a,b may also cover the mesa regions adjacent to trench 104 . In one embodiment, first oxide layer 112 a,b may be formed using a conventional thermal oxidation process and have a thickness in the range of 150-300 ⁇ . In some embodiments, it is desirable to have a thicker IED 117 than gate dielectric 119 to reduce leakage between the gate and shield electrodes.
- a low temperature thermal oxidation process (e.g., about 850° C.) may be carried out using known techniques so that a thicker oxide layer 112 b is formed along the top of the polysilicon shield electrode than oxide layer 112 a along the upper trench sidewalls (as shown in FIG. 1E ).
- a thickness ratio in the range of 1.5:1 to 2:1 and higher may be achieved.
- Nitride layer 114 is formed over first oxide layer 112 a,b.
- nitride layer 114 may be formed using a conventional low pressure chemical vapor deposition (LPCVD) process and have a thickness in the range of 200-600 ⁇ .
- thicknesses of nitride layer 114 and first oxide layer 112 a,b are selected to ensure that nitride layer 114 and first oxide layer 112 a,b fill recesses 110 .
- the LPCVD process advantageously reduces CD loss because it does not consume the semiconductor region along the trench sidewalls like a thermal oxidation process.
- first oxide layer 112 a,b and nitride layer 114 fill recesses 110 to form regions 118 in FIG. 1F .
- Regions 118 overlap shield electrode 108 along a depth of trench 104 .
- regions 118 are typically filled with polysilicon and thus form sharp corners on the bottom of the gate electrode that lead to a high electric field and increased gate leakage. Filling regions 118 with first oxide layer 112 a,b and nitride layer 114 thus lowers the electric field and reduces gate leakage.
- Second oxide layer 116 may be formed over nitride layer 114 using conventional methods.
- second oxide layer 116 may be formed using a conventional thermal oxidation process and have a thickness in the range of 25-45 ⁇ . Second oxide layer 116 is formed in part because polysilicon gate 120 and nitride layer 114 do not form a good interface.
- gate electrode 120 is formed in the upper portion of trench 104 .
- the formation of gate electrode 120 may include depositing a layer of polysilicon over IED 117 and gate dielectric 119 to fill trench 104 .
- the polysilicon may be deposited using conventional polysilicon deposition techniques.
- the deposited polysilicon is then etched using known techniques to form gate electrode 120 in the upper portion of trench 104 .
- the top of gate electrode 120 may be recessed below the surface of semiconductor region 100 .
- the polysilicon etch may also remove the portions of first oxide layer 112 a,b, nitride layer 114 , and second oxide layer 116 extending over the mesa regions adjacent to trench 104 .
- the polysilicon recess etch includes a first polysilicon etch step that stops on second oxide layer 116 .
- a short oxide etch step may follow to remove second oxide layer 116 over the mesa regions.
- a timed polysilicon etch step may then be used to recess gate electrode 120 .
- This step may also remove nitride layer 114 over the mesa regions, while first oxide layer 112 a,b remains and protects the mesa surfaces.
- a final oxide etch step may be used to remove first oxide layer 112 a,b over the mesa regions.
- the portions of first oxide layer 112 a,b, nitride layer 114 , and second oxide layer 116 that extend over the mesa regions may be removed following the polysilicon recess etch.
- FIG. 2 shows a simplified cross-sectional view of a more complete shielded gate trench FET structure, according to an embodiment of the invention.
- semiconductor region 200 includes an n-type drift region 224 over a highly doped n+ type substrate 222 .
- trench 204 extends into drift region 224 .
- Body regions 226 of p-type conductivity extend over drift region 224 .
- Source regions 228 of n+ type conductivity flank trench 104 .
- drift region 224 is formed in an upper portion of an n-type epitaxial layer that is formed over substrate 222 using known techniques. Alternatively, source regions 228 and body regions 226 may be formed prior to etching trench 204 .
- Shield dielectric 206 , shield electrode 208 , gate electrode 220 , IED 217 , and gate dielectric 219 are all formed using techniques similar to those described in connection with FIGS. 1A-1F .
- the cross section in FIG. 2 corresponds to an embodiment where an open cell configuration is used with source regions 228 and trench 204 being stripe-shaped and extending parallel to one another.
- conventional techniques are used to form heavy body regions 230 of p+ type conductivity periodically or continuously along the source stripes.
- a dielectric layer e.g., BPSG
- a topside conductive interconnect layer 234 e.g., comprising metal that electrically contacts source regions 228 and heavy body regions 230 may be formed over the entire structure.
- a bottom-side conductive interconnect layer (not shown), e.g., comprising metal, that electrically contacts the backside of substrate 222 may be formed using known techniques.
- the method of the present invention is not limited to an open cell configuration. The implementation of the present invention in a closed cell configuration would be obvious to one skilled in the art in view of this disclosure.
- a p-channel FET may be obtained by reversing the polarity of the various semiconductor regions.
- semiconductor regions 100 , 200 include an epitaxial layer extending over a substrate
- MOSFETs are obtained where the substrate and epitaxial layer are of the same conductivity type
- IGBTs are obtained where the substrate has the opposite conductivity type to that of the epitaxial layer.
- the IED and gate dielectric formed according to embodiments of the invention enjoy, among other advantages and features, reduced CD loss (by using a deposition process for nitride layer 114 that does not consume mesa regions or trench sidewalls), a readily scalable thickness (nitride layer 114 can be made thicker without additional consumption of the mesa regions or trench sidewalls), a lower electric field and reduced gate leakage between the shield and gate electrodes (by filling regions 118 with first oxide layer 112 a,b and nitride layer 114 instead of gate polysilicon), relatively low interface charges and dielectric trap charges (by using a thermal oxidation process for first oxide layer 112 a,b that is of a higher quality than a deposited film), lower gate leakage and improved dielectric quality (by using a dielectric that includes both oxide and nitride films), reduced thickness sensitivity to variations in doping of shield electrode 108 (by using a deposition process for nitride layer 114 that is less sensitive to variations in doping than
- embodiments of the invention described herein are advantageously simple to implement thus enabling them to be easily integrated with conventional processes. For example, no sacrificial layers are required. Each dielectric film that is deposited remains as part of the final IED and gate dielectric. Additionally, unlike conventional processes, according to an embodiment of the invention the IED and gate dielectric may be formed simultaneously. No additional process steps are required to form the gate dielectric separate from those required for the IED.
- embodiments of the invention are not limited thereto.
- the doping polarities of the structures shown and described could be reversed and/or the doping concentrations of the various elements could be altered without departing from the invention.
- the various embodiments described above may be implemented in silicon, silicon carbide, gallium arsenide, gallium nitride, diamond, or other semiconductor materials. Further, the features of one or more embodiments of the invention may be combined with one or more features of other embodiments of the invention without departing from the scope of the invention.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
- The present invention relates in general to semiconductor technology, and more particularly to structures and methods for forming inter-electrode dielectrics (IEDs) and gate dielectrics in shielded gate trench field effect transistors (FETs).
- Shielded gate trench FETs are advantageous over conventional FETs in that the shield electrode reduces the gate-drain capacitance (Cgd) and improves the breakdown voltage of the transistor without sacrificing on-resistance. Conventional shielded gate trench FETs include a shield electrode below a gate electrode. The shield and gate electrodes are insulated from each other by a dielectric layer referred to as an inter-electrode dielectric or IED. The gate electrode is insulated from its adjacent body regions by a gate dielectric. Conventional methods for forming the IED and gate dielectric include thermal oxidation and/or chemical vapor deposition (CVD) processes.
- Conventional shielded gate trench FETs suffer from a number of drawbacks. The gate electrodes have sharp bottom corners that lead to high electric field, which may increase gate leakage. In addition, an IED or gate dielectric formed by thermal oxidation results in consumption of the mesa region between adjacent trenches and along the trench sidewalls, which leads to critical dimension (CD) loss. Also, an IED or gate dielectric formed by CVD has relatively high interface charges and dielectric trap charges, which increase leakage and reduce dielectric quality.
- Thus, there is a need for structures and methods for forming shielded gate trench FETs with improved IED and gate dielectric layers.
- In accordance with an embodiment of the invention, a shielded gate field effect transistor (FET) comprises a plurality of trenches extending into a semiconductor region. A shield electrode is disposed in a bottom portion of each trench, and a gate electrode is disposed over the shield electrode in each trench. An inter-electrode dielectric (IED) extends between the shield electrode and the gate electrode. The IED comprises a first oxide layer and a nitride layer over the first oxide layer.
- In one embodiment, the shielded gate FET further comprises a shield dielectric lining the lower sidewalls and the bottom of each trench. Top surfaces of the shield dielectric are recessed relative to a top surface of the shield electrode so as to form recesses that are adjacent to the opposing sides of the shield electrode. The first oxide layer and the nitride layer fill the recesses.
- In another embodiment, the first oxide layer and the nitride layer overlap the shield electrode along a depth of the plurality of trenches.
- In another embodiment, the shielded gate FET further comprises a gate dielectric extending between the gate electrode and the semiconductor region. The gate dielectric comprises a first oxide layer and a nitride layer over the first oxide layer.
- In another embodiment, the nitride layer in the IED and in the gate dielectric are contiguous.
- In another embodiment, the gate dielectric further comprises a second oxide layer vertically extending between the gate electrode and the nitride layer.
- In yet another embodiment, the IED further comprises a second oxide layer over the nitride layer.
- In accordance with another embodiment of the invention, a shielded gate FET is formed as follows. A plurality of trenches is formed in a semiconductor region. A shield electrode is formed in a bottom portion of each trench. A dielectric layer is formed comprising a first oxide layer and a nitride layer that both laterally extend over the shield electrode. A gate electrode is formed over the shield electrode.
- In one embodiment, forming the dielectric layer comprises forming the first oxide layer, forming the nitride layer over the first oxide layer, and forming a second oxide layer over the nitride layer.
- In another embodiment, a shield dielectric layer is formed lining the lower sidewalls and the bottom of each trench. The top surfaces of the shield dielectric layer are recessed relative to a top surface of the shield electrode so as to form recesses adjacent to the opposing sides of the shield electrode. The first oxide layer and the nitride layer fill the recesses.
- In another embodiment, the nitride layer further extends vertically along the upper sidewalls of each trench between the gate electrode and the semiconductor region.
- In another embodiment, the first oxide layer is formed using a thermal oxidation process that also results in formation of an oxide layer vertically extending along the upper sidewalls of each trench.
- In yet another embodiment, the thickness of the laterally extending first oxide layer is greater than the thickness of the oxide layer vertically extending along the upper sidewalls of each trench.
- The following detailed description and the accompanying drawings provide a better understanding of the nature and advantages of the present invention.
-
FIGS. 1A-1F are simplified cross-sectional views at various stages of a process for forming the IED and gate dielectric of a shielded gate trench FET, according to an embodiment of the invention. -
FIG. 2 shows a simplified cross-sectional view of a shielded gate trench FET structure, according to an embodiment of the invention. - In accordance with embodiments of the present invention, the IED and gate dielectric of a shielded gate trench FET include a first oxide layer and a nitride layer. Some embodiments also include a second oxide layer over the nitride layer. The first oxide layer and the nitride layer fill the recesses above the shield dielectric adjacent to the opposing sides of the shield electrode that would otherwise form sharp corners on the bottom of the gate electrode. This reduces the leakage between the shield and gate electrodes. These and other embodiments of the invention as well as other features and advantages are described in more detail below.
-
FIGS. 1A-1F are simplified cross-sectional views at various stages of a process for forming the IED and gate dielectric layers of a shielded gate trench FET, according to an embodiment of the invention. It should be understood that the following description is exemplary only, and the scope of the invention is not limited to these specific examples. Note that the various dimensions in the figures of this application are not to scale, and at times they are exaggerated or reduced in size to more clearly show various structural features. - In
FIG. 1A ,semiconductor region 100 is provided as the basis for forming the shielded gate trench FET.Hard mask 102 is formed over the surface ofsemiconductor region 100 using known techniques. In one embodiment,hard mask 102 comprises oxide. InFIG. 1B ,trench 104 is formed insemiconductor region 100 using conventional photolithography and etch techniques. In one embodiment,semiconductor region 100 includes an n-type epitaxial layer formed over a highly doped n+ type substrate. In some embodiments,trench 104 extends into and terminates within the epitaxial layer. In other embodiments,trench 104 extends through the epitaxial layer and terminates within the substrate.Hard mask 102 may be removed following the formation oftrench 104. - In
FIG. 1C , shield dielectric 106 is formed along the sidewalls and the bottom oftrench 104 and over the mesa regions adjacent totrench 104 using known techniques. In one embodiment, shield dielectric 106 comprises oxide having a thickness in the range of 700-1300 Å and may be formed using a conventional oxide deposition or thermal oxidation process. - In
FIG. 1D ,shield electrode 108 is formed in the lower portion oftrench 104 over shield dielectric 106 using known techniques. The formation ofshield electrode 108 may include depositing a layer of polysilicon over shield dielectric 106 to filltrench 104. The polysilicon may be deposited using conventional polysilicon deposition techniques. The polysilicon may then be etched using known techniques to recess the polysilicon andform shield electrode 108 in the lower portion oftrench 104. - The portions of
shield dielectric 106 along the upper sidewalls oftrench 104 and over the mesa regions adjacent to trench 104 may be removed using known dielectric etch techniques. The dielectric etch process etches shield dielectric 106 such that the top surfaces of shield dielectric 106 are recessed relative to the top surface ofshield electrode 108, thus formingrecesses 110 between an upper portion ofshield electrode 108 andsemiconductor region 100. - In
FIG. 1E ,IED 117 andgate dielectric 119 are formed overshield electrode 108 and along upper sidewalls oftrench 104.IED 117 and gate dielectric 119 includefirst oxide layer 112 a,b andnitride layer 114. Some embodiments also includesecond oxide layer 116. -
First oxide layer 112 a,b is formed along the upper trench sidewalls (portion 112 a) and over shield electrode 108 (portion 112 b) using known techniques.First oxide layer 112 a,b may also cover the mesa regions adjacent to trench 104. In one embodiment,first oxide layer 112 a,b may be formed using a conventional thermal oxidation process and have a thickness in the range of 150-300 Å. In some embodiments, it is desirable to have athicker IED 117 than gate dielectric 119 to reduce leakage between the gate and shield electrodes. In such embodiments, a low temperature thermal oxidation process (e.g., about 850° C.) may be carried out using known techniques so that athicker oxide layer 112 b is formed along the top of the polysilicon shield electrode thanoxide layer 112 a along the upper trench sidewalls (as shown inFIG. 1E ). Using such a process, a thickness ratio in the range of 1.5:1 to 2:1 and higher may be achieved. -
Nitride layer 114 is formed overfirst oxide layer 112 a,b. In one embodiment,nitride layer 114 may be formed using a conventional low pressure chemical vapor deposition (LPCVD) process and have a thickness in the range of 200-600 Å. In one embodiment, thicknesses ofnitride layer 114 andfirst oxide layer 112 a,b are selected to ensure thatnitride layer 114 andfirst oxide layer 112 a,b fill recesses 110. The LPCVD process advantageously reduces CD loss because it does not consume the semiconductor region along the trench sidewalls like a thermal oxidation process. - In one embodiment,
first oxide layer 112 a,b andnitride layer 114fill recesses 110 to formregions 118 inFIG. 1F .Regions 118overlap shield electrode 108 along a depth oftrench 104. In conventional shielded gate trench FETs,regions 118 are typically filled with polysilicon and thus form sharp corners on the bottom of the gate electrode that lead to a high electric field and increased gate leakage. Fillingregions 118 withfirst oxide layer 112 a,b andnitride layer 114 thus lowers the electric field and reduces gate leakage. -
Second oxide layer 116 may be formed overnitride layer 114 using conventional methods. In one embodiment,second oxide layer 116 may be formed using a conventional thermal oxidation process and have a thickness in the range of 25-45 Å.Second oxide layer 116 is formed in part becausepolysilicon gate 120 andnitride layer 114 do not form a good interface. - In
FIG. 1F ,gate electrode 120 is formed in the upper portion oftrench 104. The formation ofgate electrode 120 may include depositing a layer of polysilicon overIED 117 and gate dielectric 119 to filltrench 104. The polysilicon may be deposited using conventional polysilicon deposition techniques. The deposited polysilicon is then etched using known techniques to formgate electrode 120 in the upper portion oftrench 104. As shown inFIG. 1F , the top ofgate electrode 120 may be recessed below the surface ofsemiconductor region 100. The polysilicon etch may also remove the portions offirst oxide layer 112 a,b,nitride layer 114, andsecond oxide layer 116 extending over the mesa regions adjacent to trench 104. In one embodiment, the polysilicon recess etch includes a first polysilicon etch step that stops onsecond oxide layer 116. A short oxide etch step may follow to removesecond oxide layer 116 over the mesa regions. A timed polysilicon etch step may then be used to recessgate electrode 120. This step may also removenitride layer 114 over the mesa regions, whilefirst oxide layer 112 a,b remains and protects the mesa surfaces. A final oxide etch step may be used to removefirst oxide layer 112 a,b over the mesa regions. Alternatively, the portions offirst oxide layer 112 a,b,nitride layer 114, andsecond oxide layer 116 that extend over the mesa regions may be removed following the polysilicon recess etch. - The remaining portions of the shielded gate trench FET structure can be formed using any one of a number of known techniques.
FIG. 2 shows a simplified cross-sectional view of a more complete shielded gate trench FET structure, according to an embodiment of the invention. - In
FIG. 2 ,semiconductor region 200 includes an n-type drift region 224 over a highly dopedn+ type substrate 222. In this embodiment,trench 204 extends intodrift region 224.Body regions 226 of p-type conductivity extend overdrift region 224.Source regions 228 of n+ typeconductivity flank trench 104. In one embodiment, driftregion 224 is formed in an upper portion of an n-type epitaxial layer that is formed oversubstrate 222 using known techniques. Alternatively,source regions 228 andbody regions 226 may be formed prior toetching trench 204.Shield dielectric 206,shield electrode 208,gate electrode 220,IED 217, andgate dielectric 219 are all formed using techniques similar to those described in connection withFIGS. 1A-1F . - The cross section in
FIG. 2 corresponds to an embodiment where an open cell configuration is used withsource regions 228 andtrench 204 being stripe-shaped and extending parallel to one another. In this embodiment, conventional techniques are used to formheavy body regions 230 of p+ type conductivity periodically or continuously along the source stripes. A dielectric layer (e.g., BPSG) is formed over the structure and patterned to formdielectric dome 232 following a reflow process. A topside conductive interconnect layer 234 (e.g., comprising metal) that electrically contacts sourceregions 228 andheavy body regions 230 may be formed over the entire structure. Similarly, a bottom-side conductive interconnect layer (not shown), e.g., comprising metal, that electrically contacts the backside ofsubstrate 222 may be formed using known techniques. The method of the present invention is not limited to an open cell configuration. The implementation of the present invention in a closed cell configuration would be obvious to one skilled in the art in view of this disclosure. - Note that while the embodiment depicted in
FIG. 2 shows and n-channel FET, a p-channel FET may be obtained by reversing the polarity of the various semiconductor regions. Further, in embodiments wheresemiconductor regions - The IED and gate dielectric formed according to embodiments of the invention enjoy, among other advantages and features, reduced CD loss (by using a deposition process for
nitride layer 114 that does not consume mesa regions or trench sidewalls), a readily scalable thickness (nitride layer 114 can be made thicker without additional consumption of the mesa regions or trench sidewalls), a lower electric field and reduced gate leakage between the shield and gate electrodes (by fillingregions 118 withfirst oxide layer 112 a,b andnitride layer 114 instead of gate polysilicon), relatively low interface charges and dielectric trap charges (by using a thermal oxidation process forfirst oxide layer 112 a,b that is of a higher quality than a deposited film), lower gate leakage and improved dielectric quality (by using a dielectric that includes both oxide and nitride films), reduced thickness sensitivity to variations in doping of shield electrode 108 (by using a deposition process fornitride layer 114 that is less sensitive to variations in doping than a thermal process), reduced dopant diffusion into the dielectric layers (nitride layer 114 acts as a barrier to diffusion), and more robustness to particles and pinholes (using more than one film in the dielectric reduces the probability that defects in each film will be aligned). Further, embodiments of the invention described herein are advantageously simple to implement thus enabling them to be easily integrated with conventional processes. For example, no sacrificial layers are required. Each dielectric film that is deposited remains as part of the final IED and gate dielectric. Additionally, unlike conventional processes, according to an embodiment of the invention the IED and gate dielectric may be formed simultaneously. No additional process steps are required to form the gate dielectric separate from those required for the IED. - Although a number of specific embodiments are shown and described above, embodiments of the invention are not limited thereto. For example, it is understood that the doping polarities of the structures shown and described could be reversed and/or the doping concentrations of the various elements could be altered without departing from the invention. Also, the various embodiments described above may be implemented in silicon, silicon carbide, gallium arsenide, gallium nitride, diamond, or other semiconductor materials. Further, the features of one or more embodiments of the invention may be combined with one or more features of other embodiments of the invention without departing from the scope of the invention.
- Therefore, the scope of the present invention should be determined not with reference to the above description but should be determined with reference to the appended claims, along with their full scope of equivalents.
Claims (36)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/146,791 US7872305B2 (en) | 2008-06-26 | 2008-06-26 | Shielded gate trench FET with an inter-electrode dielectric having a nitride layer therein |
TW098121358A TW201010079A (en) | 2008-06-26 | 2009-06-25 | Structure and method for forming a shielded gate trench FET with an inter-electrode dielectric having a nitride layer therein |
KR1020090057034A KR101644372B1 (en) | 2008-06-26 | 2009-06-25 | Structure and method for forming a shielded gate trench FET with an inter-electrode dielectric having a nitride layer therein |
DE102009030510.6A DE102009030510B4 (en) | 2008-06-26 | 2009-06-25 | Structure and method of forming a shielded gate trench FET having an interelectrode dielectric having a nitride layer therein |
CN2009101502930A CN101615632B (en) | 2008-06-26 | 2009-06-26 | Structure and method for forming shielded gate trench FET with inter-electrode dielectric having nitride layer therein |
US12/958,689 US8129241B2 (en) | 2008-06-26 | 2010-12-02 | Method for forming a shielded gate trench FET |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/146,791 US7872305B2 (en) | 2008-06-26 | 2008-06-26 | Shielded gate trench FET with an inter-electrode dielectric having a nitride layer therein |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/958,689 Division US8129241B2 (en) | 2008-06-26 | 2010-12-02 | Method for forming a shielded gate trench FET |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090321817A1 true US20090321817A1 (en) | 2009-12-31 |
US7872305B2 US7872305B2 (en) | 2011-01-18 |
Family
ID=41413026
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/146,791 Active 2028-12-02 US7872305B2 (en) | 2008-06-26 | 2008-06-26 | Shielded gate trench FET with an inter-electrode dielectric having a nitride layer therein |
US12/958,689 Active US8129241B2 (en) | 2008-06-26 | 2010-12-02 | Method for forming a shielded gate trench FET |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/958,689 Active US8129241B2 (en) | 2008-06-26 | 2010-12-02 | Method for forming a shielded gate trench FET |
Country Status (5)
Country | Link |
---|---|
US (2) | US7872305B2 (en) |
KR (1) | KR101644372B1 (en) |
CN (1) | CN101615632B (en) |
DE (1) | DE102009030510B4 (en) |
TW (1) | TW201010079A (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110076226A1 (en) * | 2001-08-15 | 2011-03-31 | Benjamin Reichman | Base-facilitated production of hydrogen from biomass |
US20120235229A1 (en) * | 2011-03-16 | 2012-09-20 | Probst Dean E | Inter-poly dielectric in a shielded gate mosfet device |
US20130175641A1 (en) * | 2010-10-27 | 2013-07-11 | International Business Machines Corporation | Replacement gate mosfet with a high performance gate electrode |
US20140054690A1 (en) * | 2012-08-23 | 2014-02-27 | Magnachip Semiconductor, Ltd. | Semiconductor device and fabricating method thereof |
US20140073116A1 (en) * | 2012-09-12 | 2014-03-13 | Sumitomo Electric Industries, Ltd. | Method for manufacturing silicon carbide semiconductor device |
US20140073101A1 (en) * | 2012-09-12 | 2014-03-13 | Sumitomo Electric Industires, Ltd. | Method for manufacturing silicon carbide semiconductor device |
US20140077778A1 (en) * | 2012-09-14 | 2014-03-20 | Tetsuo Sato | Trench mosfet having an independent coupled element in a trench |
US20150028414A1 (en) * | 2011-06-27 | 2015-01-29 | Semiconductor Components Industries, Llc | Insulated gate semiconductor device structure |
US9231093B2 (en) | 2012-07-20 | 2016-01-05 | Samsung Electronics Co., Ltd. | High electron mobility transistor and method of manufacturing the same |
US9679986B2 (en) | 2012-09-12 | 2017-06-13 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device |
CN107492486A (en) * | 2017-08-15 | 2017-12-19 | 上海华虹宏力半导体制造有限公司 | The process of groove type double-layer grid MOS dielectric layers |
CN111863617A (en) * | 2019-04-24 | 2020-10-30 | 帅群微电子股份有限公司 | Trench type power semiconductor component and manufacturing method thereof |
US11424344B2 (en) * | 2019-11-22 | 2022-08-23 | Hangzhou Silicon-Magic Semiconductor Technology Co., Ltd. | Trench MOSFET and method for manufacturing the same |
CN116013776A (en) * | 2023-03-02 | 2023-04-25 | 绍兴中芯集成电路制造股份有限公司 | Preparation method of shielded gate trench transistor and shielded gate trench transistor |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7872305B2 (en) * | 2008-06-26 | 2011-01-18 | Fairchild Semiconductor Corporation | Shielded gate trench FET with an inter-electrode dielectric having a nitride layer therein |
US8633539B2 (en) * | 2011-06-27 | 2014-01-21 | Infineon Technologies Austria Ag | Trench transistor and manufacturing method of the trench transistor |
US8878287B1 (en) | 2012-04-12 | 2014-11-04 | Micrel, Inc. | Split slot FET with embedded drain |
TWI512841B (en) * | 2012-07-13 | 2015-12-11 | Ubiq Semiconductor Corp | Method of forming trench gate mosfet |
CN103633068B (en) * | 2012-08-26 | 2016-08-10 | 万国半导体股份有限公司 | In SGT MOSFET, flexible CRSS avoids electromagnetic interference in DC-to-dc device with smooth waveform |
KR101922122B1 (en) | 2012-09-28 | 2018-11-26 | 삼성전자주식회사 | Normally off high electron mobility transistor |
KR102156130B1 (en) | 2014-04-10 | 2020-09-15 | 삼성전자주식회사 | Method of Forming Semiconductor device |
CN105789043B (en) * | 2014-12-25 | 2019-03-12 | 华润微电子(重庆)有限公司 | Channel-type semiconductor device and preparation method thereof |
CN106057903A (en) * | 2016-08-01 | 2016-10-26 | 上海华虹宏力半导体制造有限公司 | Shielded gate trench type MOSFET and manufacturing method thereof |
CN106876276A (en) * | 2017-01-04 | 2017-06-20 | 上海华虹宏力半导体制造有限公司 | The manufacture method of groove type double-layer grid MOS structure |
CN106920752A (en) * | 2017-03-15 | 2017-07-04 | 西安龙腾新能源科技发展有限公司 | Low pressure super node MOSFET grid source aoxidizes Rotating fields and manufacture method |
CN108962972B (en) * | 2017-05-19 | 2021-12-21 | 帅群微电子股份有限公司 | Trench type power semiconductor element and manufacturing method thereof |
TWI678805B (en) * | 2017-05-19 | 2019-12-01 | 帥群微電子股份有限公司 | Trench power semiconductor device and manufacturing method thereof |
CN109216450B (en) * | 2017-06-30 | 2021-11-30 | 帅群微电子股份有限公司 | Manufacturing method of trench type power semiconductor element |
CN109216449B (en) * | 2017-06-30 | 2021-07-30 | 帅群微电子股份有限公司 | Trench type power semiconductor element and manufacturing method thereof |
CN108493251A (en) * | 2018-04-19 | 2018-09-04 | 张帅 | Shielded gate field effect transistor and its manufacturing method |
WO2020180338A1 (en) * | 2019-03-01 | 2020-09-10 | Ipower Semiconductor | Method of manufacturing shielded gate trench mosfet devices |
CN111681963B (en) * | 2020-08-11 | 2020-11-20 | 中芯集成电路制造(绍兴)有限公司 | Shielded gate field effect transistor and forming method thereof |
CN111933529B (en) * | 2020-10-13 | 2021-01-05 | 江苏长晶科技有限公司 | Manufacturing method and structure of trench type MOSFET |
CN114242578B (en) * | 2022-02-21 | 2022-06-17 | 威海银创微电子技术有限公司 | Method, device and medium for controlling IPO thickness in SGT Mosfet |
CN115132587B (en) * | 2022-07-05 | 2023-05-09 | 上海功成半导体科技有限公司 | Power device and preparation method thereof |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6351018B1 (en) * | 1999-02-26 | 2002-02-26 | Fairchild Semiconductor Corporation | Monolithically integrated trench MOSFET and Schottky diode |
US20040031987A1 (en) * | 2002-03-19 | 2004-02-19 | Ralf Henninger | Method for fabricating a transistor configuration including trench transistor cells having a field electrode, trench transistor, and trench configuration |
US6861296B2 (en) * | 2000-08-16 | 2005-03-01 | Fairchild Semiconductor Corporation | Method for creating thick oxide on the bottom surface of a trench structure in silicon |
US7005353B2 (en) * | 2002-08-23 | 2006-02-28 | Fairchild Semiconductor Corporation | Method for improved MOS gating to reduce miller capacitance and switching losses |
US20060170062A1 (en) * | 2002-10-31 | 2006-08-03 | Seong-Ho Kim | Self-aligned semiconductor contact structures and methods for fabricating the same |
US7091573B2 (en) * | 2002-03-19 | 2006-08-15 | Infineon Technologies Ag | Power transistor |
US20060267090A1 (en) * | 2005-04-06 | 2006-11-30 | Steven Sapp | Trenched-gate field effect transistors and methods of forming the same |
US20060273386A1 (en) * | 2005-05-26 | 2006-12-07 | Hamza Yilmaz | Trench-gate field effect transistors and methods of forming the same |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10063443B4 (en) * | 2000-12-20 | 2005-03-03 | Infineon Technologies Ag | Method for producing an electrode of a field effect controllable semiconductor device and field effect controllable semiconductor device |
DE10341592B4 (en) * | 2002-07-31 | 2008-01-24 | Infineon Technologies Ag | Power transistor with specially shaped gate and field electrode |
US7087959B2 (en) * | 2004-08-18 | 2006-08-08 | Agere Systems Inc. | Metal-oxide-semiconductor device having an enhanced shielding structure |
DE102005041256B4 (en) * | 2005-08-31 | 2007-12-20 | Infineon Technologies Ag | trench transistor |
US7872305B2 (en) | 2008-06-26 | 2011-01-18 | Fairchild Semiconductor Corporation | Shielded gate trench FET with an inter-electrode dielectric having a nitride layer therein |
-
2008
- 2008-06-26 US US12/146,791 patent/US7872305B2/en active Active
-
2009
- 2009-06-25 DE DE102009030510.6A patent/DE102009030510B4/en not_active Expired - Fee Related
- 2009-06-25 TW TW098121358A patent/TW201010079A/en unknown
- 2009-06-25 KR KR1020090057034A patent/KR101644372B1/en active IP Right Grant
- 2009-06-26 CN CN2009101502930A patent/CN101615632B/en not_active Expired - Fee Related
-
2010
- 2010-12-02 US US12/958,689 patent/US8129241B2/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6351018B1 (en) * | 1999-02-26 | 2002-02-26 | Fairchild Semiconductor Corporation | Monolithically integrated trench MOSFET and Schottky diode |
US6861296B2 (en) * | 2000-08-16 | 2005-03-01 | Fairchild Semiconductor Corporation | Method for creating thick oxide on the bottom surface of a trench structure in silicon |
US20040031987A1 (en) * | 2002-03-19 | 2004-02-19 | Ralf Henninger | Method for fabricating a transistor configuration including trench transistor cells having a field electrode, trench transistor, and trench configuration |
US7091573B2 (en) * | 2002-03-19 | 2006-08-15 | Infineon Technologies Ag | Power transistor |
US7005353B2 (en) * | 2002-08-23 | 2006-02-28 | Fairchild Semiconductor Corporation | Method for improved MOS gating to reduce miller capacitance and switching losses |
US20060170062A1 (en) * | 2002-10-31 | 2006-08-03 | Seong-Ho Kim | Self-aligned semiconductor contact structures and methods for fabricating the same |
US20060267090A1 (en) * | 2005-04-06 | 2006-11-30 | Steven Sapp | Trenched-gate field effect transistors and methods of forming the same |
US20060273386A1 (en) * | 2005-05-26 | 2006-12-07 | Hamza Yilmaz | Trench-gate field effect transistors and methods of forming the same |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110076226A1 (en) * | 2001-08-15 | 2011-03-31 | Benjamin Reichman | Base-facilitated production of hydrogen from biomass |
US20150137269A1 (en) * | 2010-10-27 | 2015-05-21 | International Business Machines Corporation | Replacement gate mosfet with a high performance gate electrode |
US20130175641A1 (en) * | 2010-10-27 | 2013-07-11 | International Business Machines Corporation | Replacement gate mosfet with a high performance gate electrode |
US8969933B2 (en) * | 2010-10-27 | 2015-03-03 | International Business Machines Corporation | Replacement gate MOSFET with a high performance gate electrode |
US9337289B2 (en) * | 2010-10-27 | 2016-05-10 | Globalfoundries Inc. | Replacement gate MOSFET with a high performance gate electrode |
US8610205B2 (en) * | 2011-03-16 | 2013-12-17 | Fairchild Semiconductor Corporation | Inter-poly dielectric in a shielded gate MOSFET device |
DE102012025831B3 (en) | 2011-03-16 | 2023-05-04 | Fairchild Semiconductor Corp. | Interpoly dielectric in a shield-gate MOSFET device and method of making the same |
US20120235229A1 (en) * | 2011-03-16 | 2012-09-20 | Probst Dean E | Inter-poly dielectric in a shielded gate mosfet device |
US20150028414A1 (en) * | 2011-06-27 | 2015-01-29 | Semiconductor Components Industries, Llc | Insulated gate semiconductor device structure |
US9245963B2 (en) * | 2011-06-27 | 2016-01-26 | Semiconductor Components Industries, Llc | Insulated gate semiconductor device structure |
US9231093B2 (en) | 2012-07-20 | 2016-01-05 | Samsung Electronics Co., Ltd. | High electron mobility transistor and method of manufacturing the same |
KR101792276B1 (en) | 2012-08-23 | 2017-11-02 | 매그나칩 반도체 유한회사 | Semiconductor Device and Fabricating Method Thereof |
US20140054690A1 (en) * | 2012-08-23 | 2014-02-27 | Magnachip Semiconductor, Ltd. | Semiconductor device and fabricating method thereof |
US9219148B2 (en) * | 2012-08-23 | 2015-12-22 | Magnachip Semiconductor, Ltd. | Semiconductor device and fabricating method thereof |
US20140073101A1 (en) * | 2012-09-12 | 2014-03-13 | Sumitomo Electric Industires, Ltd. | Method for manufacturing silicon carbide semiconductor device |
US9087693B2 (en) * | 2012-09-12 | 2015-07-21 | Sumitomo Electric Industries, Ltd. | Method for manufacturing silicon carbide semiconductor device |
US8927368B2 (en) * | 2012-09-12 | 2015-01-06 | Sumitomo Electric Industries, Ltd. | Method for manufacturing silicon carbide semiconductor device |
US9543412B2 (en) | 2012-09-12 | 2017-01-10 | Sumitomo Electric Industries, Ltd. | Method for manufacturing silicon carbide semiconductor device |
US9679986B2 (en) | 2012-09-12 | 2017-06-13 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device |
US20140073116A1 (en) * | 2012-09-12 | 2014-03-13 | Sumitomo Electric Industries, Ltd. | Method for manufacturing silicon carbide semiconductor device |
US9000497B2 (en) * | 2012-09-14 | 2015-04-07 | Renesas Electronics Corporation | Trench MOSFET having an independent coupled element in a trench |
US20140077778A1 (en) * | 2012-09-14 | 2014-03-20 | Tetsuo Sato | Trench mosfet having an independent coupled element in a trench |
CN107492486A (en) * | 2017-08-15 | 2017-12-19 | 上海华虹宏力半导体制造有限公司 | The process of groove type double-layer grid MOS dielectric layers |
CN111863617A (en) * | 2019-04-24 | 2020-10-30 | 帅群微电子股份有限公司 | Trench type power semiconductor component and manufacturing method thereof |
US11424344B2 (en) * | 2019-11-22 | 2022-08-23 | Hangzhou Silicon-Magic Semiconductor Technology Co., Ltd. | Trench MOSFET and method for manufacturing the same |
CN116013776A (en) * | 2023-03-02 | 2023-04-25 | 绍兴中芯集成电路制造股份有限公司 | Preparation method of shielded gate trench transistor and shielded gate trench transistor |
Also Published As
Publication number | Publication date |
---|---|
KR101644372B1 (en) | 2016-08-01 |
TW201010079A (en) | 2010-03-01 |
CN101615632B (en) | 2013-10-23 |
US20110081773A1 (en) | 2011-04-07 |
DE102009030510A1 (en) | 2010-01-14 |
US8129241B2 (en) | 2012-03-06 |
US7872305B2 (en) | 2011-01-18 |
KR20100002195A (en) | 2010-01-06 |
DE102009030510B4 (en) | 2020-11-12 |
CN101615632A (en) | 2009-12-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7872305B2 (en) | Shielded gate trench FET with an inter-electrode dielectric having a nitride layer therein | |
KR101945336B1 (en) | Structure and method for forming a thick bottom dielectric (TBD) for trench-gate devices | |
US8329538B2 (en) | Shielded gate trench FET with an inter-electrode dielectric having a low-k dielectric therein | |
US8497549B2 (en) | Method and structure for shielded gate trench FET | |
US8198196B1 (en) | High aspect ratio trench structures with void-free fill material | |
US7595530B2 (en) | Power semiconductor device with epitaxially-filled trenches | |
WO2016152058A1 (en) | Semiconductor device | |
WO2009076362A1 (en) | Structure and method for forming field effect transistor with low resistance channel region | |
US10249721B2 (en) | Semiconductor device including a gate trench and a source trench | |
JP2007311574A (en) | Semiconductor device, and manufacturing method thereof | |
TWI809577B (en) | Trench power semiconductor device and method of manufacturing the same | |
EP4109552A1 (en) | Power semiconductor device having low-k dielectric gaps between adjacent metal contacts |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, MAINE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HUNT, SCOTT L.;REEL/FRAME:023872/0796 Effective date: 20080722 Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION,MAINE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HUNT, SCOTT L.;REEL/FRAME:023872/0796 Effective date: 20080722 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:040075/0644 Effective date: 20160916 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:040075/0644 Effective date: 20160916 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:057694/0374 Effective date: 20210722 |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH;REEL/FRAME:057969/0206 Effective date: 20211027 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:058871/0799 Effective date: 20211028 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 040075, FRAME 0644;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0536 Effective date: 20230622 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 040075, FRAME 0644;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0536 Effective date: 20230622 |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 058871, FRAME 0799;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:065653/0001 Effective date: 20230622 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 058871, FRAME 0799;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:065653/0001 Effective date: 20230622 |