US20090283912A1 - Damascene wiring fabrication methods incorporating dielectric cap etch process with hard mask retention - Google Patents
Damascene wiring fabrication methods incorporating dielectric cap etch process with hard mask retention Download PDFInfo
- Publication number
- US20090283912A1 US20090283912A1 US12/243,440 US24344008A US2009283912A1 US 20090283912 A1 US20090283912 A1 US 20090283912A1 US 24344008 A US24344008 A US 24344008A US 2009283912 A1 US2009283912 A1 US 2009283912A1
- Authority
- US
- United States
- Prior art keywords
- layer
- hard mask
- oxide layer
- etch
- etching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title abstract description 60
- 230000014759 maintenance of location Effects 0.000 title abstract description 8
- 238000004519 manufacturing process Methods 0.000 title description 6
- 239000004065 semiconductor Substances 0.000 claims abstract description 10
- 239000000758 substrate Substances 0.000 claims description 13
- 239000002184 metal Substances 0.000 abstract description 9
- 229910052751 metal Inorganic materials 0.000 abstract description 9
- 238000005530 etching Methods 0.000 description 30
- 229920002120 photoresistant polymer Polymers 0.000 description 20
- 239000006117 anti-reflective coating Substances 0.000 description 18
- 239000000463 material Substances 0.000 description 17
- 150000004767 nitrides Chemical class 0.000 description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 6
- 229910052731 fluorine Inorganic materials 0.000 description 6
- 239000011737 fluorine Substances 0.000 description 6
- 230000009977 dual effect Effects 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 241001669573 Galeorhinus galeus Species 0.000 description 1
- 229910020177 SiOF Inorganic materials 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 239000011365 complex material Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000003682 fluorination reaction Methods 0.000 description 1
- 238000011010 flushing procedure Methods 0.000 description 1
- 125000004435 hydrogen atom Chemical group [H]* 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 229920000620 organic polymer Polymers 0.000 description 1
- JMOHEPRYPIIZQU-UHFFFAOYSA-N oxygen(2-);tantalum(2+) Chemical compound [O-2].[Ta+2] JMOHEPRYPIIZQU-UHFFFAOYSA-N 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium(II) oxide Chemical compound [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates generally to methods for fabricating metal wiring layers of a semiconductor device and, in particular, to methods for forming dual damascene interconnect structures in which a dielectric cap-open-first process is utilized to achieve hard mask retention and to control the gouging of a buffer oxide layer to prevent exposure of underlying features protected by the buffer oxide layer.
- An integrated circuit (IC) device may be formed with millions of transistors and other circuit elements that are fabricated on a single silicon crystal substrate (wafer).
- IC integrated circuit
- multilevel or multi-layered interconnection schemes such as, for example, dual damascene wiring (interconnect) structures, are fabricated using BEOL (back end of line) techniques to connect the circuit elements distributed on the surface of the device.
- damascene techniques involve depositing an interlevel dielectric (ILD) layer, such as silicon dioxide, forming an opening in the ILD, overfilling the opening with a metal such as copper (Cu), and removing excess metal using chemical mechanical polishing (CMP), resulting in a planarized interconnect structure.
- ILD interlevel dielectric
- CMP chemical mechanical polishing
- the opening in the interconnect level may be a trench running essentially parallel to the surface of the integrated circuit (IC) chip, and a filled trench is referred to as a “wire” or a “line”.
- a wire is used to route signals from a first location on the wafer to a second location remote from the first location.
- the trench for forming the wire may extend only partially (e.g., halfway) into the thickness of the ILD, from the top surface thereof.
- an opening in the interconnect level may be a via, extending perpendicular to the surface of IC completely through the ILD for connecting an overlying wire of a higher wiring level or of the present wiring level to an underlying wire of a lower wiring level.
- a filled via is typically simply referred to as a via or as a plug particularly when connecting to an underlying first metallization (Ml) or to an element of an underlying MOS (metal oxide semiconductor) structure.
- the opening in the ILD comprises a lower contact or via hole portion in communication with an upper trench portion, and both the via and the trench portions are simultaneously filled.
- BEOL technologies must be continuously optimized through changes in process flows and material used in order to build high performance structures.
- etch profile control controlling shape of hole or trench being formed
- etching damage and residues control of etching damage and residues
- critical dimensions such as line edge roughness (LER) and line width roughness (LWR).
- LER line edge roughness
- LWR line width roughness
- control of uniformity and variability also becomes increasingly problematic where microloading, caused by different etch rates for densely packed features verses open or isolated features, results in non-uniformity.
- etching process flows are more problematic due to increasingly complex material stacks that are needed for BEOL fabrication, wherein in advanced devices, there can be 8 or more layers of materials which must be etched for BEOL fabrication, including, for example, photoresist layers, hard mask layers, antireflective coatings (ARCs), capping layers and etch-stop layers, and porous low-k dielectric.
- ARCs antireflective coatings
- Exemplary embodiments of the invention generally relate to methods for fabricating metal wiring layers of a semiconductor device and,
- the present invention relates generally to methods for fabricating metal wiring layers of a semiconductor device and, in particular, to methods for forming dual damascene interconnect structures in which a dielectric cap-open-first process is utilized to achieve hard mask retention and to control the gouging of a buffer oxide layer to prevent exposure of underlying features protected by the buffer oxide layer.
- a method of forming an interconnect structure includes:
- an oxide layer over a surface of a semiconductor substrate having a metallic contact formed in the substrate surface, wherein an upper surface of the metallic contact is coplanar with an upper surface of the oxide layer;
- interlevel dielectric (ILD) layer over the nitride capping layer
- OPL organic planarizing layer
- ARC anti reflective coating
- PR photoresist
- first and second openings through the PR, ARC, OPL, hard mask and ILD layers down to the nitride capping layer, wherein the first opening is aligned to the metallic contact in the underlying substrate surface;
- FIG. 1 schematically illustrates a partially fabricated integrated circuit device comprising stacked layers for performing a BEOL etch process, according to an exemplary embodiment of the invention.
- FIGS. 2-7 schematically illustrate various stages of an etch process for forming via holes/trenches in the BEOL dielectric stack depicted in FIG. 1 , according to an exemplary embodiment of the invention.
- FIG. 1 schematically illustrates a partially fabricated integrated circuit device comprising stacked layers for performing a BEOL etch process, according to an exemplary embodiment of the invention.
- FIG. 1 schematically illustrates a partially fabricated integrated circuit device including a substrate ( 10 ) in which a plurality of circuit features ( 11 ) and ( 12 ) are formed within a dielectric layer on the active surface of the substrate ( 10 ) or within a given layer of a BEOL structure.
- the circuit feature ( 11 ) may be some circuit element or component that is formed on the active surface of the substrate ( 10 ) or within the BEOL structure over the active surface of the substrate ( 10 ).
- the feature ( 12 ) may be a conductive via, plug or wire formed as part of a lower BEOL layer to which contact is made by forming a via or line in an upper BEOL layer.
- the feature ( 12 ) may be an electrode formed on a source or drain region of a MOSFET (metal oxide semiconductor, field effect transistor).
- MOSFET metal oxide semiconductor, field effect transistor
- a plurality of layers are sequentially formed over the substrate ( 10 ) forming a stack comprising a thin nitride layer ( 15 ), a thin oxide layer ( 20 ), a capping layer ( 30 ), an ILD (inter level dielectric) layer ( 40 ), a hard mask layer ( 50 ), an OPL (organic planarizing layer) ( 60 ), an Anti-Reflective Coating (ARC) layer ( 70 ), and a photoresist (PR) layer ( 80 ) are sequentially deposited over the hard mask layer ( 50 ).
- the nitride layer ( 15 ) may be a thin layer of silicon nitride.
- the oxide layer ( 20 ) acts as a buffer layer for a subsequent via etch process (described below) to prevent exposure of underlying features ( 11 ).
- the tope surface of feature ( 12 ) (e.g., via or wire) is coplanar with the top surface of the oxide layer ( 20 ).
- the oxide layer ( 20 ) may be a silicon dioxide layer or a dense oxide layer having a thickness of about 300 to about 500 angstroms, and having a high etching selectivity with respect to the capping layer ( 30 ).
- an etch process flow according to an exemplary embodiment of the invention employed to minimize the effects of microloading and allows control of the amount of oxide gouging that occurs in the oxide layer ( 20 ) during etching to achieve good hard mask retention.
- the capping layer ( 30 ) may be formed of a nitride material, silicon nitride, silicon carbide, or SiCN (nitrided silicon carbide).
- the cap layer ( 30 ) is formed from a nitride material such as a SiCN material, such as NBLOK.
- the cap layer ( 30 ) is deposited to a thickness of between about 10 nm and about 60 nm, preferably about 25 nm.
- the capping layer ( 30 ) acts as a diffusion barrier layer to prevent/reduce diffusion of the metallic material into the ILD layer ( 40 ).
- the capping layer ( 30 ) also provides an etch control layer during an RIE etch process to provide at level etch control for RIE lag caused by aspect ratio dependent etching.
- the ILD layer ( 40 ) is preferably formed of a low-k dielectric material.
- the ILD layer ( 40 ) may be formed of an organic polymer material or an inorganic material. More specifically, the ILD layer ( 40 ) may be formed of a silicon oxide layer doped with carbon, fluorine or hydrogen atoms, e.g., a silicon oxycarbide (SiOC) layer, a SiOCH layer, a fluoro-silses-quioxane layer (FSQ) layer, a hydro-silses-quioxane (HSQ) layer or a methyl-silses-quioxane (MSQ) layer.
- SiOC silicon oxycarbide
- SiOCH SiOCH
- FSQ fluoro-silses-quioxane layer
- HSQ hydro-silses-quioxane
- MSQ methyl-silses-quioxane
- the ILD layer ( 40 ) is preferably formed of a material having a high etching selectivity with respect to the capping layer ( 30 ) and having a low dielectric constant.
- the ILD layer ( 40 ) can have a thickness of between about 140 nm.
- the hard mask layer ( 50 ) is made with an oxide material.
- the hard mask layer ( 50 ) is formed, initially, as thin as possible preferably 15 nm.
- the hard mask layer ( 50 ) is formed to protect the ILD layer ( 130 ) from being damaged during plasma processes and to act as a buffer layer for a subsequent CMP process.
- the hard mask layer ( 50 ) is preferably formed with a material having an etching selectivity with respect to the ILD layer ( 40 ).
- the hard mask layer ( 50 ) may be formed of a tantalum oxide (Tao) layer or a titanium oxide (TiO) layer, a TEOS layer, or a silicon layer such SiO2, or other materials such as SiOF and SiON, for example.
- an etch process flow according to an exemplary embodiment of the invention is employed to minimize the hard mask loss and achieve good hard mask retention.
- the organic planarizing layer ( 60 ) may be formed of any suitable organic-based material that can be blanket deposited to provide a planarizing layer for the subsequent photoresist layers.
- the ARC layer ( 70 ) may be formed of a SiARC to a thickness of about 45 nm or thinner, depending on the application and process capability.
- the photoresist layer ( 80 ) may be formed of any suitable photoresist material commonly used for photolithographic etching and formed to a thickness of about 120 nm.
- FIGS. 2-7 illustrates various stages of an etch process for forming openings (for via holes or line trenches) in the dielectric stack depicted in FIG. 1 .
- FIG. 2 illustrates a photolithographic patterning process in which a plurality of openings ( 81 ) and ( 82 ) are formed in the photoresist layer ( 80 ) down to the ARC layer ( 70 ) using known photolithographic techniques.
- the opening ( 81 ) may correspond to a line trench opening that is to be formed in the ILD layer ( 40 ), wherein it is assumed that the line trench (corresponding to opening B 1 ) to be formed extends perpendicular to the plane of the drawing sheet and is to be connected to some via conductor (not shown) formed in the lower substrate level ( 10 ) and happens to be aligned to, and cross over, the underlying circuit feature ( 11 ) to be protected.
- the opening ( 82 ) may correspond to a via hole opening to be formed through the ILD layer ( 40 ) down to the in which a subsequent metal fill process forms a via contact that is electrically connected to an underlying metal pad or wire ( 12 ).
- an anisotropic etch process is performed to etch the exposed portions of the ARC layer ( 70 ) and extend the openings down to the OPL layer ( 60 ).
- This etch process may be a timed etch to extend the holes ( 81 ) down to a desired depth or may be end-pointed using end point detection to determined when the OPL layer ( 60 ) is reached.
- one or more anisotropic etch processes are performed to etch the exposed portions of the OPL layer ( 60 ) and hard mask layer ( 50 ) and extend the bottoms of openings ( 81 ) and ( 82 ) down to the ILD layer ( 40 ) or down to some depth within the hard mask layer ( 50 ).
- the etching of the OPL ( 60 ) and hard mask ( 50 ) may be performed using known techniques and dry etching chemistries suitable for the materials used to form the layers ( 60 ) and ( 50 ).
- the etching process may be a timed etch to extend the openings ( 81 ) and ( 82 ) down to or within the hard mask layer ( 50 ) followed by a second etch to further extend the openings ( 81 ) and ( 82 ) down to the ILD layer ( 40 ).
- the desired depth or may be end-pointed using end point detection to determine when the ILD layer ( 40 ) is reached.
- an anisotropic dry etch process is performed to etch the exposed portions of the ILD layer ( 40 ) and extend the openings ( 81 ) and ( 82 ) down to the capping layer ( 30 ).
- the ILD layer ( 40 ) may be etched using a dry etch process (e.g., RIE) with an etch chemistry capable of etching the ILD material ( 40 ) selective to the material forming the capping layer ( 30 ).
- RIE dry etch process
- the high selectivity etch allows the capping layer ( 30 ) to service as an etch control layer to counteract RIE lags resulting from aspect ratio dependent etching.
- a cap-open-first etch process is performed to etch the exposed portions of the capping layer ( 30 ) at the bottom of the openings ( 81 ) and ( 82 ).
- the etching of the ILD layer ( 40 ) and capping layer ( 30 ) may be performed with a single dry etch process, under appropriately optimized conditions.
- the capping layer ( 30 ) is etched down to the oxide layer ( 20 ) using an anisotropic dry etch process (e.g., RIE) which is highly selective to the underlying oxide material ( 20 ).
- the etching of the capping layer ( 30 ) is performed before the stripping process to remove any remaining portions of the photoresist ( 80 ), ARC layer ( 70 ) and OPL layer ( 60 ).
- the cap-open-first etch process is performed so that the thin hard mask layer ( 50 ) is not used as an etch mask for etching the capping layer ( 30 ) and, thus, providing hard mask retention for subsequent processing steps.
- the etching of the capping layer ( 30 ) is selective to the underlying oxide layer ( 20 ), gouging of the oxide ( 20 ) is prevented or minimized during the etching of the capping layer ( 30 ) irrespective of microloading effects or RIE lag.
- FIGS. 2-6 a plurality of separate etch processes are applied to the structure of FIG. 1 using the photoresist, ARC and OPL layers as etching masks to sequentially etch the through the various layers ( 50 ), ( 40 ), and ( 30 ) down to the oxide layer ( 20 ).
- the photoresist layer ( 80 ), ARC layer ( 70 ) and OPL layer ( 60 ) are shown in FIG. 6 as having the same thickness in FIG. 1 (as deposited), one of ordinary skill in the art would readily know that in reality, the prior etching processes ( FIGS. 2-5 ) would most likely result in the etching away of all of the photoresist and ARC layers ( 80 ) and ( 70 ), and possibly a portion of the OPL layer ( 60 ).
- FIG. 7 schematically illustrates the semiconductor device at a stage of fabrication after the cap-open etch process ( FIG. 6 ) in which any remaining layer of photoresist, ARC and OPL is stripped away to exposed the hard mask layer ( 50 ) and the opening ( 81 ) is extended down to or within the top surface of the oxide layer ( 20 ) and the opening ( 82 ) is extended down to or within the surface of the wire/via plug/electrode feature ( 12 ).
- oxide gouging control prevents over etching of the oxide layer ( 20 ) which can result in punch through of the oxide layer ( 20 ) and expose the underlying features ( 11 ) (wherein the metal that fills the opening ( 81 ) can make undesirable contact with underling features ( 11 ).
- the controlled oxide gouging can be performed during the strip process or prior to the strip process.
- a controlled gouging of the oxide layer ( 20 ) can be achieved whereby the fluorine memory causes very slight etching of the oxide layer ( 20 ) exposed at the bottom of the opening ( 81 ) during the stripping process to expose the hard mask layer ( 50 ).
- the bottom of the opening ( 82 ) may be further extended by etching of the exposed surface of the feature ( 12 ), which is desirable to ensure the contact opening is sufficiently formed down to and exposing the surface of the feature ( 12 ) to enable contact interfaces between the metal material that is subsequently deposited to fill the opening and make contact with the features ( 12 ) during later stages of BEOL fabrication.
- a controlled oxide gauging can be achieved prior to the stripping, by using a suitable dry etching chemistry to slightly etch the exposed oxide layer ( 20 ) at the bottom of the openings ( 81 ) while using the remaining layers ( 80 , 70 , 60 ) as an etch mask, followed by a de-fluorination process that eliminates residual fluorine on the chamber walls, wafer surface, and opening sidewalls.
- the de-flourinization facilitates retention of the underlying oxide layer ( 20 ) during the subsequent stripping process (e.g.
- Ashing process where flushing of the residual fluorine before commencement of the ash processing step impedes additional etching (gouging) of the oxide layer ( 20 ) during the strip process to remove any remaining portions of the layers ( 80 ), ( 70 ) and ( 60 ).
- the deflourinization process preserves the oxide layer selectivity during the photoresist strip process.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- This application is a Continuation application of allowed U.S. patent application Ser. No. 12/121,378 filed on May 15, 2008, pending, incorporated herein by reference in its entirety.
- The present invention relates generally to methods for fabricating metal wiring layers of a semiconductor device and, in particular, to methods for forming dual damascene interconnect structures in which a dielectric cap-open-first process is utilized to achieve hard mask retention and to control the gouging of a buffer oxide layer to prevent exposure of underlying features protected by the buffer oxide layer.
- An integrated circuit (IC) device may be formed with millions of transistors and other circuit elements that are fabricated on a single silicon crystal substrate (wafer). For the IC device to be functional, multilevel or multi-layered interconnection schemes such as, for example, dual damascene wiring (interconnect) structures, are fabricated using BEOL (back end of line) techniques to connect the circuit elements distributed on the surface of the device.
- In general, damascene techniques involve depositing an interlevel dielectric (ILD) layer, such as silicon dioxide, forming an opening in the ILD, overfilling the opening with a metal such as copper (Cu), and removing excess metal using chemical mechanical polishing (CMP), resulting in a planarized interconnect structure. This results in a single wiring level or interconnect level of an overall interconnect structure having many wiring levels. The opening in the interconnect level may be a trench running essentially parallel to the surface of the integrated circuit (IC) chip, and a filled trench is referred to as a “wire” or a “line”. A wire is used to route signals from a first location on the wafer to a second location remote from the first location. The trench for forming the wire may extend only partially (e.g., halfway) into the thickness of the ILD, from the top surface thereof.
- Alternatively, an opening in the interconnect level may be a via, extending perpendicular to the surface of IC completely through the ILD for connecting an overlying wire of a higher wiring level or of the present wiring level to an underlying wire of a lower wiring level. A filled via is typically simply referred to as a via or as a plug particularly when connecting to an underlying first metallization (Ml) or to an element of an underlying MOS (metal oxide semiconductor) structure.
- In dual damascene techniques, the opening in the ILD comprises a lower contact or via hole portion in communication with an upper trench portion, and both the via and the trench portions are simultaneously filled. There are three main sequences (via-first, trench-first, buried-via) for forming dual-damascene differing in the sequence in which the via and trench are patterned and etched, but the resulting structure is generally the same for all three.
- As technology nodes reach 45 nm and beyond, BEOL technologies must be continuously optimized through changes in process flows and material used in order to build high performance structures. For example, as critical dimensions decrease, etching of small profiles using thin masking layers becomes increasingly problematic with regard to etch profile control (controlling shape of hole or trench being formed), control of etching damage and residues, and control of critical dimensions such as line edge roughness (LER) and line width roughness (LWR). Moreover, the control of uniformity and variability also becomes increasingly problematic where microloading, caused by different etch rates for densely packed features verses open or isolated features, results in non-uniformity.
- As the semiconductor fabrication industry moves towards the 32 nm device generation, thinner photoresist layers are needed to, e.g., enable and extend lithographic printing, which is driving increased use of thinner hard masks and more complex processes, such as bilayer resists. With regard to BEOL processing where damascene patterning is done by etching holes and vias in low-k dielectrics, there are challenges that must be faced in managing the impact of using various types of etch stops and hard masks and different process flows (i.e., via-first vs. trench-first) on factors such as damage, variability and effective k (keff) value. Moreover, etching process flows are more problematic due to increasingly complex material stacks that are needed for BEOL fabrication, wherein in advanced devices, there can be 8 or more layers of materials which must be etched for BEOL fabrication, including, for example, photoresist layers, hard mask layers, antireflective coatings (ARCs), capping layers and etch-stop layers, and porous low-k dielectric.
- Exemplary embodiments of the invention generally relate to methods for fabricating metal wiring layers of a semiconductor device and, The present invention relates generally to methods for fabricating metal wiring layers of a semiconductor device and, in particular, to methods for forming dual damascene interconnect structures in which a dielectric cap-open-first process is utilized to achieve hard mask retention and to control the gouging of a buffer oxide layer to prevent exposure of underlying features protected by the buffer oxide layer.
- In one exemplary embodiment of the invention, a method of forming an interconnect structure includes:
- forming an oxide layer over a surface of a semiconductor substrate having a metallic contact formed in the substrate surface, wherein an upper surface of the metallic contact is coplanar with an upper surface of the oxide layer;
- forming a nitride capping layer over the oxide layer;
- forming an interlevel dielectric (ILD) layer over the nitride capping layer;
- forming a hard mask layer over the ILD layer;
- sequentially forming an organic planarizing layer (OPL), anti reflective coating (ARC) layer and photoresist (PR) layer over the hard mask layer;
- etching first and second openings through the PR, ARC, OPL, hard mask and ILD layers down to the nitride capping layer, wherein the first opening is aligned to the metallic contact in the underlying substrate surface;
- etching the nitride capping layer exposed at bottoms of the first and second openings using the PR, ARC or OPL layer as an etch mask to a portion of the upper surface of the metallic contact through the first opening and to expose at least a portion of the upper surface of the oxide layer through the second opening;
- stripping away any remaining portion of the PR, ARC and OPL layers to expose the hard mask layer; subsequent to the etching of the nitride capping layer; and
- performing a controlled oxide gouging of the exposed surface of the oxide layer in the second opening to avoid punch through of the oxide layer to an underlying layer or feature.
- These and other exemplary embodiments, features and advantages of the present invention will be described or become apparent from the following detailed description of exemplary embodiments, which is to be read in connection with the accompanying drawings.
-
FIG. 1 schematically illustrates a partially fabricated integrated circuit device comprising stacked layers for performing a BEOL etch process, according to an exemplary embodiment of the invention. -
FIGS. 2-7 schematically illustrate various stages of an etch process for forming via holes/trenches in the BEOL dielectric stack depicted inFIG. 1 , according to an exemplary embodiment of the invention. -
FIG. 1 schematically illustrates a partially fabricated integrated circuit device comprising stacked layers for performing a BEOL etch process, according to an exemplary embodiment of the invention. In particular,FIG. 1 schematically illustrates a partially fabricated integrated circuit device including a substrate (10) in which a plurality of circuit features (11) and (12) are formed within a dielectric layer on the active surface of the substrate (10) or within a given layer of a BEOL structure. For example, the circuit feature (11) may be some circuit element or component that is formed on the active surface of the substrate (10) or within the BEOL structure over the active surface of the substrate (10). The feature (12) may be a conductive via, plug or wire formed as part of a lower BEOL layer to which contact is made by forming a via or line in an upper BEOL layer. The feature (12) may be an electrode formed on a source or drain region of a MOSFET (metal oxide semiconductor, field effect transistor). - Moreover, a plurality of layers are sequentially formed over the substrate (10) forming a stack comprising a thin nitride layer (15), a thin oxide layer (20), a capping layer (30), an ILD (inter level dielectric) layer (40), a hard mask layer (50), an OPL (organic planarizing layer) (60), an Anti-Reflective Coating (ARC) layer (70), and a photoresist (PR) layer (80) are sequentially deposited over the hard mask layer (50).
- The nitride layer (15) may be a thin layer of silicon nitride. The oxide layer (20) acts as a buffer layer for a subsequent via etch process (described below) to prevent exposure of underlying features (11). The tope surface of feature (12) (e.g., via or wire) is coplanar with the top surface of the oxide layer (20). The oxide layer (20) may be a silicon dioxide layer or a dense oxide layer having a thickness of about 300 to about 500 angstroms, and having a high etching selectivity with respect to the capping layer (30). As explained below, an etch process flow according to an exemplary embodiment of the invention employed to minimize the effects of microloading and allows control of the amount of oxide gouging that occurs in the oxide layer (20) during etching to achieve good hard mask retention.
- The capping layer (30) may be formed of a nitride material, silicon nitride, silicon carbide, or SiCN (nitrided silicon carbide). In one preferred embodiment, the cap layer (30) is formed from a nitride material such as a SiCN material, such as NBLOK. The cap layer (30) is deposited to a thickness of between about 10 nm and about 60 nm, preferably about 25 nm. The capping layer (30) acts as a diffusion barrier layer to prevent/reduce diffusion of the metallic material into the ILD layer (40). The capping layer (30) also provides an etch control layer during an RIE etch process to provide at level etch control for RIE lag caused by aspect ratio dependent etching.
- In one exemplary embodiment, the ILD layer (40) is preferably formed of a low-k dielectric material. The ILD layer (40) may be formed of an organic polymer material or an inorganic material. More specifically, the ILD layer (40) may be formed of a silicon oxide layer doped with carbon, fluorine or hydrogen atoms, e.g., a silicon oxycarbide (SiOC) layer, a SiOCH layer, a fluoro-silses-quioxane layer (FSQ) layer, a hydro-silses-quioxane (HSQ) layer or a methyl-silses-quioxane (MSQ) layer. Whatever materials are used for the cap layer (30) and ILD layer (40), the ILD layer (40) is preferably formed of a material having a high etching selectivity with respect to the capping layer (30) and having a low dielectric constant. The ILD layer (40) can have a thickness of between about 140 nm.
- In one exemplary embodiment, the hard mask layer (50) is made with an oxide material. The hard mask layer (50) is formed, initially, as thin as possible preferably 15 nm. The hard mask layer (50) is formed to protect the ILD layer (130) from being damaged during plasma processes and to act as a buffer layer for a subsequent CMP process. The hard mask layer (50) is preferably formed with a material having an etching selectivity with respect to the ILD layer (40). The hard mask layer (50) may be formed of a tantalum oxide (Tao) layer or a titanium oxide (TiO) layer, a TEOS layer, or a silicon layer such SiO2, or other materials such as SiOF and SiON, for example. As explained below, an etch process flow according to an exemplary embodiment of the invention is employed to minimize the hard mask loss and achieve good hard mask retention.
- The organic planarizing layer (60) may be formed of any suitable organic-based material that can be blanket deposited to provide a planarizing layer for the subsequent photoresist layers. The ARC layer (70) may be formed of a SiARC to a thickness of about 45 nm or thinner, depending on the application and process capability. The photoresist layer (80) may be formed of any suitable photoresist material commonly used for photolithographic etching and formed to a thickness of about 120 nm.
-
FIGS. 2-7 illustrates various stages of an etch process for forming openings (for via holes or line trenches) in the dielectric stack depicted inFIG. 1 .FIG. 2 illustrates a photolithographic patterning process in which a plurality of openings (81) and (82) are formed in the photoresist layer (80) down to the ARC layer (70) using known photolithographic techniques. The opening (81) may correspond to a line trench opening that is to be formed in the ILD layer (40), wherein it is assumed that the line trench (corresponding to opening B1) to be formed extends perpendicular to the plane of the drawing sheet and is to be connected to some via conductor (not shown) formed in the lower substrate level (10) and happens to be aligned to, and cross over, the underlying circuit feature (11) to be protected. The opening (82) may correspond to a via hole opening to be formed through the ILD layer (40) down to the in which a subsequent metal fill process forms a via contact that is electrically connected to an underlying metal pad or wire (12). - Next, as depicted in
FIG. 3 , an anisotropic etch process is performed to etch the exposed portions of the ARC layer (70) and extend the openings down to the OPL layer (60). This etch process may be a timed etch to extend the holes (81) down to a desired depth or may be end-pointed using end point detection to determined when the OPL layer (60) is reached. - Next, as depicted in
FIG. 4 , one or more anisotropic etch processes are performed to etch the exposed portions of the OPL layer (60) and hard mask layer (50) and extend the bottoms of openings (81) and (82) down to the ILD layer (40) or down to some depth within the hard mask layer (50). The etching of the OPL (60) and hard mask (50) may be performed using known techniques and dry etching chemistries suitable for the materials used to form the layers (60) and (50). The etching process may be a timed etch to extend the openings (81) and (82) down to or within the hard mask layer (50) followed by a second etch to further extend the openings (81) and (82) down to the ILD layer (40). The desired depth or may be end-pointed using end point detection to determine when the ILD layer (40) is reached. - Next, as depicted in
FIG. 5 , an anisotropic dry etch process is performed to etch the exposed portions of the ILD layer (40) and extend the openings (81) and (82) down to the capping layer (30). The ILD layer (40) may be etched using a dry etch process (e.g., RIE) with an etch chemistry capable of etching the ILD material (40) selective to the material forming the capping layer (30). As noted above, the high selectivity etch allows the capping layer (30) to service as an etch control layer to counteract RIE lags resulting from aspect ratio dependent etching. - Next, as depicted in
FIG. 6 , a cap-open-first etch process is performed to etch the exposed portions of the capping layer (30) at the bottom of the openings (81) and (82). It is to be understood that the etching of the ILD layer (40) and capping layer (30) may be performed with a single dry etch process, under appropriately optimized conditions. InFIG. 6 , the capping layer (30) is etched down to the oxide layer (20) using an anisotropic dry etch process (e.g., RIE) which is highly selective to the underlying oxide material (20). - It is to be appreciated that in contrast to conventional etch processing flows where any remaining portions of the photoresist layer (80), ARC layer (70) and OPL (60) would first be stripped after the ILD layer (40) etch, the etching of the capping layer (30) is performed before the stripping process to remove any remaining portions of the photoresist (80), ARC layer (70) and OPL layer (60). The cap-open-first etch process is performed so that the thin hard mask layer (50) is not used as an etch mask for etching the capping layer (30) and, thus, providing hard mask retention for subsequent processing steps. Moreover, because the etching of the capping layer (30) is selective to the underlying oxide layer (20), gouging of the oxide (20) is prevented or minimized during the etching of the capping layer (30) irrespective of microloading effects or RIE lag.
- In
FIGS. 2-6 , a plurality of separate etch processes are applied to the structure ofFIG. 1 using the photoresist, ARC and OPL layers as etching masks to sequentially etch the through the various layers (50), (40), and (30) down to the oxide layer (20). It should be noted that although the photoresist layer (80), ARC layer (70) and OPL layer (60) are shown inFIG. 6 as having the same thickness inFIG. 1 (as deposited), one of ordinary skill in the art would readily know that in reality, the prior etching processes (FIGS. 2-5 ) would most likely result in the etching away of all of the photoresist and ARC layers (80) and (70), and possibly a portion of the OPL layer (60). - Next,
FIG. 7 schematically illustrates the semiconductor device at a stage of fabrication after the cap-open etch process (FIG. 6 ) in which any remaining layer of photoresist, ARC and OPL is stripped away to exposed the hard mask layer (50) and the opening (81) is extended down to or within the top surface of the oxide layer (20) and the opening (82) is extended down to or within the surface of the wire/via plug/electrode feature (12). The cap-open-first process ofFIG. 6 (before stripping) advantageously enables better control of oxide gouging of the oxide layer (20), wherein the bottom of the opening (81) can be controllably etched down to the surface or slight below (e.g., 20 nm) the surface of the oxide layer (20). This oxide gouging control prevents over etching of the oxide layer (20) which can result in punch through of the oxide layer (20) and expose the underlying features (11) (wherein the metal that fills the opening (81) can make undesirable contact with underling features (11). - The controlled oxide gouging can be performed during the strip process or prior to the strip process. In particular, using the fluorine memory (residual fluorine material) that exists subsequent to etching of the capping layer (30), a controlled gouging of the oxide layer (20) can be achieved whereby the fluorine memory causes very slight etching of the oxide layer (20) exposed at the bottom of the opening (81) during the stripping process to expose the hard mask layer (50). In this process, the bottom of the opening (82) may be further extended by etching of the exposed surface of the feature (12), which is desirable to ensure the contact opening is sufficiently formed down to and exposing the surface of the feature (12) to enable contact interfaces between the metal material that is subsequently deposited to fill the opening and make contact with the features (12) during later stages of BEOL fabrication.
- In another exemplary embodiment of the invention, a controlled oxide gauging can be achieved prior to the stripping, by using a suitable dry etching chemistry to slightly etch the exposed oxide layer (20) at the bottom of the openings (81) while using the remaining layers (80, 70, 60) as an etch mask, followed by a de-fluorination process that eliminates residual fluorine on the chamber walls, wafer surface, and opening sidewalls. The de-flourinization facilitates retention of the underlying oxide layer (20) during the subsequent stripping process (e.g. Ashing process) where flushing of the residual fluorine before commencement of the ash processing step impedes additional etching (gouging) of the oxide layer (20) during the strip process to remove any remaining portions of the layers (80), (70) and (60). The deflourinization process preserves the oxide layer selectivity during the photoresist strip process.
- Although illustrative embodiments of the present invention have been described herein with reference to the accompanying drawings, it is to be understood that the invention is not limited to those precise embodiments, and that various other changes and modifications may be affected therein by one skilled in the art without departing from the scope or spirit of the invention. All such changes and modifications are intended to be included within the scope of the invention as defined by the appended claims.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/243,440 US20090283912A1 (en) | 2008-05-15 | 2008-10-01 | Damascene wiring fabrication methods incorporating dielectric cap etch process with hard mask retention |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/121,378 US7470616B1 (en) | 2008-05-15 | 2008-05-15 | Damascene wiring fabrication methods incorporating dielectric cap etch process with hard mask retention |
US12/243,440 US20090283912A1 (en) | 2008-05-15 | 2008-10-01 | Damascene wiring fabrication methods incorporating dielectric cap etch process with hard mask retention |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/121,378 Continuation US7470616B1 (en) | 2008-05-15 | 2008-05-15 | Damascene wiring fabrication methods incorporating dielectric cap etch process with hard mask retention |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090283912A1 true US20090283912A1 (en) | 2009-11-19 |
Family
ID=40138479
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/121,378 Active US7470616B1 (en) | 2008-05-15 | 2008-05-15 | Damascene wiring fabrication methods incorporating dielectric cap etch process with hard mask retention |
US12/243,440 Abandoned US20090283912A1 (en) | 2008-05-15 | 2008-10-01 | Damascene wiring fabrication methods incorporating dielectric cap etch process with hard mask retention |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/121,378 Active US7470616B1 (en) | 2008-05-15 | 2008-05-15 | Damascene wiring fabrication methods incorporating dielectric cap etch process with hard mask retention |
Country Status (1)
Country | Link |
---|---|
US (2) | US7470616B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110177691A1 (en) * | 2010-01-15 | 2011-07-21 | Sang-Kil Kang | Method for forming hole pattern |
US20130337651A1 (en) * | 2010-02-08 | 2013-12-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Double Patterning Strategy for Contact Hole and Trench in Photolithography |
US20140099787A1 (en) * | 2012-10-10 | 2014-04-10 | International Business Machines Corporation | Semiconductor device processing with reduced wiring puddle formation |
TWI603449B (en) * | 2015-10-06 | 2017-10-21 | 格羅方德半導體公司 | Forming interconnect features with reduced sidewall tapering |
US10755932B2 (en) | 2017-11-06 | 2020-08-25 | Samsung Electronics Co., Ltd. | Method of manufacturing integrated circuit device |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080160754A1 (en) * | 2006-12-27 | 2008-07-03 | International Business Machines Corporation | Method for fabricating a microelectronic conductor structure |
KR100790452B1 (en) * | 2006-12-28 | 2008-01-03 | 주식회사 하이닉스반도체 | Method for forming multi layer metal wiring of semiconductor device using damascene process |
US8227339B2 (en) * | 2009-11-02 | 2012-07-24 | International Business Machines Corporation | Creation of vias and trenches with different depths |
JP5853351B2 (en) * | 2010-03-25 | 2016-02-09 | ソニー株式会社 | SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICE MANUFACTURING METHOD, AND ELECTRONIC DEVICE |
FR2960700B1 (en) * | 2010-06-01 | 2012-05-18 | Commissariat Energie Atomique | LITHOGRAPHY METHOD FOR REALIZING VIAS-CONNECTED CONDUCTOR NETWORKS |
US8298943B1 (en) | 2011-05-27 | 2012-10-30 | International Business Machines Corporation | Self aligning via patterning |
US9093387B1 (en) * | 2014-01-08 | 2015-07-28 | International Business Machines Corporation | Metallic mask patterning process for minimizing collateral etch of an underlayer |
US9324650B2 (en) | 2014-08-15 | 2016-04-26 | International Business Machines Corporation | Interconnect structures with fully aligned vias |
US9524935B2 (en) * | 2015-05-13 | 2016-12-20 | Globalfoundries Inc. | Filling cavities in an integrated circuit and resulting devices |
US10535566B2 (en) * | 2016-04-28 | 2020-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of manufacture |
US11562908B2 (en) | 2020-04-28 | 2023-01-24 | International Business Machines Corporation | Dielectric structure to prevent hard mask erosion |
CN117558624A (en) * | 2023-11-13 | 2024-02-13 | 粤芯半导体技术股份有限公司 | Contact trench forming method and semiconductor device |
Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6221772B1 (en) * | 1999-07-14 | 2001-04-24 | United Microelectronics Corp. | Method of cleaning the polymer from within holes on a semiconductor wafer |
US20020111041A1 (en) * | 2001-02-12 | 2002-08-15 | Lam Research Corporation | Post-etch photoresist strip with O2 and NH3 for organosilicate glass low-K dielectric etch applications |
US6720249B1 (en) * | 2000-04-17 | 2004-04-13 | International Business Machines Corporation | Protective hardmask for producing interconnect structures |
US20060068592A1 (en) * | 2004-09-29 | 2006-03-30 | Texas Instruments, Inc. | Method for etch-stop layer etching during damascene dielectric etching with low polymerization |
US20060099785A1 (en) * | 2004-11-10 | 2006-05-11 | International Busines Machines Corporation | De-fluorination after via etch to preserve passivation |
US7045464B1 (en) * | 2004-11-15 | 2006-05-16 | International Business Machines Corporation | Via reactive ion etching process |
US7129159B2 (en) * | 2004-08-17 | 2006-10-31 | International Business Machines Corporation | Integrated dual damascene RIE process with organic patterning layer |
US20070134917A1 (en) * | 2005-12-13 | 2007-06-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Partial-via-first dual-damascene process with tri-layer resist approach |
US20070166648A1 (en) * | 2006-01-17 | 2007-07-19 | International Business Machines Corporation | Integrated lithography and etch for dual damascene structures |
US20070190718A1 (en) * | 2006-01-19 | 2007-08-16 | Coolbaugh Douglas D | Dual-damascene process to fabricate thick wire structure |
US20070193602A1 (en) * | 2004-07-12 | 2007-08-23 | Savas Stephen E | Systems and Methods for Photoresist Strip and Residue Treatment in Integrated Circuit Manufacturing |
US20070231993A1 (en) * | 2006-03-30 | 2007-10-04 | Masanaga Fukasawa | Damascene interconnection having porous low k layer with a hard mask reduced in thickness |
US20070228570A1 (en) * | 2005-02-22 | 2007-10-04 | International Business Machines Corporation | RELIABLE BEOL INTEGRATION PROCESS WITH DIRECT CMP OF POROUS SiCOH DIELECTRIC |
US20070275552A1 (en) * | 2006-05-25 | 2007-11-29 | International Business Machines Corporation | Structure for reducing lateral fringe capacitance in semiconductor devices and method of forming the same |
US20070298604A1 (en) * | 2006-06-22 | 2007-12-27 | Ming-Hsing Liu | Method for fabricating single-damascene structure, dual damascene structure, and opening thereof |
US7332428B2 (en) * | 2005-02-28 | 2008-02-19 | Infineon Technologies Ag | Metal interconnect structure and method |
-
2008
- 2008-05-15 US US12/121,378 patent/US7470616B1/en active Active
- 2008-10-01 US US12/243,440 patent/US20090283912A1/en not_active Abandoned
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6221772B1 (en) * | 1999-07-14 | 2001-04-24 | United Microelectronics Corp. | Method of cleaning the polymer from within holes on a semiconductor wafer |
US6720249B1 (en) * | 2000-04-17 | 2004-04-13 | International Business Machines Corporation | Protective hardmask for producing interconnect structures |
US20020111041A1 (en) * | 2001-02-12 | 2002-08-15 | Lam Research Corporation | Post-etch photoresist strip with O2 and NH3 for organosilicate glass low-K dielectric etch applications |
US20070193602A1 (en) * | 2004-07-12 | 2007-08-23 | Savas Stephen E | Systems and Methods for Photoresist Strip and Residue Treatment in Integrated Circuit Manufacturing |
US7129159B2 (en) * | 2004-08-17 | 2006-10-31 | International Business Machines Corporation | Integrated dual damascene RIE process with organic patterning layer |
US20060068592A1 (en) * | 2004-09-29 | 2006-03-30 | Texas Instruments, Inc. | Method for etch-stop layer etching during damascene dielectric etching with low polymerization |
US20060099785A1 (en) * | 2004-11-10 | 2006-05-11 | International Busines Machines Corporation | De-fluorination after via etch to preserve passivation |
US7282441B2 (en) * | 2004-11-10 | 2007-10-16 | International Business Machines Corporation | De-fluorination after via etch to preserve passivation |
US7045464B1 (en) * | 2004-11-15 | 2006-05-16 | International Business Machines Corporation | Via reactive ion etching process |
US20060105572A1 (en) * | 2004-11-15 | 2006-05-18 | International Business Machines Corporation | Via reactive ion etching process |
US20070228570A1 (en) * | 2005-02-22 | 2007-10-04 | International Business Machines Corporation | RELIABLE BEOL INTEGRATION PROCESS WITH DIRECT CMP OF POROUS SiCOH DIELECTRIC |
US7332428B2 (en) * | 2005-02-28 | 2008-02-19 | Infineon Technologies Ag | Metal interconnect structure and method |
US20070134917A1 (en) * | 2005-12-13 | 2007-06-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Partial-via-first dual-damascene process with tri-layer resist approach |
US20070166648A1 (en) * | 2006-01-17 | 2007-07-19 | International Business Machines Corporation | Integrated lithography and etch for dual damascene structures |
US20070190718A1 (en) * | 2006-01-19 | 2007-08-16 | Coolbaugh Douglas D | Dual-damascene process to fabricate thick wire structure |
US20070231993A1 (en) * | 2006-03-30 | 2007-10-04 | Masanaga Fukasawa | Damascene interconnection having porous low k layer with a hard mask reduced in thickness |
US20070275552A1 (en) * | 2006-05-25 | 2007-11-29 | International Business Machines Corporation | Structure for reducing lateral fringe capacitance in semiconductor devices and method of forming the same |
US20070298604A1 (en) * | 2006-06-22 | 2007-12-27 | Ming-Hsing Liu | Method for fabricating single-damascene structure, dual damascene structure, and opening thereof |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110177691A1 (en) * | 2010-01-15 | 2011-07-21 | Sang-Kil Kang | Method for forming hole pattern |
US8278223B2 (en) * | 2010-01-15 | 2012-10-02 | Hynix Semiconductor Inc. | Method for forming hole pattern |
US20130337651A1 (en) * | 2010-02-08 | 2013-12-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Double Patterning Strategy for Contact Hole and Trench in Photolithography |
US8940643B2 (en) * | 2010-02-08 | 2015-01-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Double patterning strategy for contact hole and trench in photolithography |
US20140099787A1 (en) * | 2012-10-10 | 2014-04-10 | International Business Machines Corporation | Semiconductor device processing with reduced wiring puddle formation |
US9018097B2 (en) * | 2012-10-10 | 2015-04-28 | International Business Machines Corporation | Semiconductor device processing with reduced wiring puddle formation |
TWI603449B (en) * | 2015-10-06 | 2017-10-21 | 格羅方德半導體公司 | Forming interconnect features with reduced sidewall tapering |
US10755932B2 (en) | 2017-11-06 | 2020-08-25 | Samsung Electronics Co., Ltd. | Method of manufacturing integrated circuit device |
Also Published As
Publication number | Publication date |
---|---|
US7470616B1 (en) | 2008-12-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7470616B1 (en) | Damascene wiring fabrication methods incorporating dielectric cap etch process with hard mask retention | |
US7541276B2 (en) | Methods for forming dual damascene wiring for semiconductor devices using protective via capping layer | |
US8450212B2 (en) | Method of reducing critical dimension process bias differences between narrow and wide damascene wires | |
KR100487948B1 (en) | Method of forming a via contact structure using a dual damascene technique | |
TWI610343B (en) | Semiconductor structure having tapered damascene aperture and method of the same | |
US6861347B2 (en) | Method for forming metal wiring layer of semiconductor device | |
US8791013B2 (en) | Pattern forming method | |
US7635645B2 (en) | Method for forming interconnection line in semiconductor device and interconnection line structure | |
US7511349B2 (en) | Contact or via hole structure with enlarged bottom critical dimension | |
US6268283B1 (en) | Method for forming dual damascene structure | |
US7790601B1 (en) | Forming interconnects with air gaps | |
US7015133B2 (en) | Dual damascene structure formed of low-k dielectric materials | |
US20090087992A1 (en) | Method of minimizing via sidewall damages during dual damascene trench reactive ion etching in a via first scheme | |
US6372635B1 (en) | Method for making a slot via filled dual damascene low k interconnect structure without middle stop layer | |
US10832946B1 (en) | Recessed interconnet line having a low-oxygen cap for facilitating a robust planarization process and protecting the interconnect line from downstream etch operations | |
US6372631B1 (en) | Method of making a via filled dual damascene structure without middle stop layer | |
US6265307B1 (en) | Fabrication method for a dual damascene structure | |
US20080299718A1 (en) | Damascene process having retained capping layer through metallization for protecting low-k dielectrics | |
US6767827B1 (en) | Method for forming dual inlaid structures for IC interconnections | |
JP5047504B2 (en) | Method for manufacturing dual damascene wiring of semiconductor device using via capping protective film | |
US20040185655A1 (en) | Barc etch comprising a selective etch chemistry and a high polymerizing gas for CD control | |
US6376367B1 (en) | Method for manufacturing multilayer interconnects by forming a trench with an underlying through-hole in a low dielectric constant insulator layer | |
US6429116B1 (en) | Method of fabricating a slot dual damascene structure without middle stop layer | |
US6465340B1 (en) | Via filled dual damascene structure with middle stop layer and method for making the same | |
US6403471B1 (en) | Method of forming a dual damascene structure including smoothing the top part of a via |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
AS | Assignment |
Owner name: ALSEPHINA INNOVATIONS INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049709/0871 Effective date: 20181126 |