US20090180015A1 - Wide dynamic range pinned photodiode active pixel sensor (aps) - Google Patents
Wide dynamic range pinned photodiode active pixel sensor (aps) Download PDFInfo
- Publication number
- US20090180015A1 US20090180015A1 US12/347,618 US34761808A US2009180015A1 US 20090180015 A1 US20090180015 A1 US 20090180015A1 US 34761808 A US34761808 A US 34761808A US 2009180015 A1 US2009180015 A1 US 2009180015A1
- Authority
- US
- United States
- Prior art keywords
- coupled
- transistor
- line
- diffusion node
- pixel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/50—Control of the SSIS exposure
- H04N25/57—Control of the dynamic range
- H04N25/58—Control of the dynamic range involving two or more exposures
- H04N25/581—Control of the dynamic range involving two or more exposures acquired simultaneously
- H04N25/583—Control of the dynamic range involving two or more exposures acquired simultaneously with different integration times
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/50—Control of the SSIS exposure
- H04N25/57—Control of the dynamic range
- H04N25/58—Control of the dynamic range involving two or more exposures
- H04N25/581—Control of the dynamic range involving two or more exposures acquired simultaneously
- H04N25/585—Control of the dynamic range involving two or more exposures acquired simultaneously with pixels having different sensitivities within the sensor, e.g. fast or slow pixels or pixels having different sizes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
- H04N25/77—Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components
- H04N25/778—Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components comprising amplifiers shared between a plurality of pixels, i.e. at least one part of the amplifier must be on the sensor array itself
Definitions
- the present invention relates to the pixel structure used in a CMOS active pixel array.
- the dynamic range (DR) for an image sensor is commonly defined as the ratio of the largest nonsaturating signal to the standard deviation of noise under dark conditions.
- the quality of an image sensor is largely defined by its dynamic range—as it increases, the sensor can detect a wider range of illuminations and consequently produce images of greater detail and quality.
- the present invention provides a pixel architecture which seeks to mitigate many of the noted drawbacks and employs a dual pixel pinned photodiode architecture operating in a dual charge integration.
- the two pixels enable a dual sensitivity pixel array in which one pixel functions to reproduce normal images, while the other pixel functions to reproduce images with high illumination levels.
- the dual charge integration mode and dual sensitivity in combination, produce a pixel architecture having good dynamic range without having to resort to a logarithmic pixel architecture.
- FIG. 1 is a schematic diagram of a first embodiment of a pixel in accordance with the invention.
- FIG. 2 is a timing diagram illustrating operation of the embodiment shown in FIG. 1 ;
- FIG. 3 is a schematic diagram of a second embodiment of a pixel circuit in accordance with the invention.
- FIG. 4 is a timing diagram illustrating operation of the embodiment shown in FIG. 3 ;
- FIG. 5 is a schematic diagram of a third embodiment of a pixel circuit in accordance with the invention.
- FIG. 6 is a timing diagram illustrating operation of the FIG. 5 embodiment.
- FIG. 7 is a graph illustrating an example of signal transfer characteristics according with the present invention.
- FIG. 8 is an example of pixel and on-chip microlens placement.
- FIG. 9 is an example system according to an embodiment described herein.
- FIG. 1 illustrates a first embodiment of the present invention, wherein the circuit comprises an upper pixel circuit 130 and a lower pixel circuit 131 .
- the upper pixel circuit is defined by pinned photodiode PPD 1 ( 110 ), transfer transistor 100 , floating diffusion node “A,” a capacitor 108 coupled to node “A”, source follower transistor 102 having a gate connected to node “A” and a row select transistor 103 .
- the pixel circuit includes a reset transistor 101 , which operates in response to a reset pulse signal ⁇ RS applied to its gate.
- Row select transistor 103 is further coupled to the first of two column signal lines (COL. 1 ) and receives a row select pulse signal ⁇ RD at its gate.
- Transfer transistor 100 is responsive to a transfer pulse signal ⁇ T1 applied to its gate to transfer charge from the pinned photodiode 110 to diffusion node “A.”
- the upper pixel circuit is operated to handle “normal” light conditions (i.e., from low light to medium light levels) and has high sensitivity characteristics by use of a longer integration time (T INT1 , FIG. 2 ).
- Capacitor 108 may be the parasitic capacitance of node “A” or a discrete capacitor.
- the lower pixel circuit 131 is defined by pinned photodiode PPD 2 ( 111 ), transfer transistor 107 , floating diffusion node “B,” capacitor 109 , coupled to node “B,” source follower transistor 105 having a gate connected to node “B” and a row select transistor 104 .
- Pixel circuit 131 also includes reset transistor 106 , having a gate which receives a reset pulse signal ⁇ RS .
- Row select transistor 104 is further coupled to the second of two column signal lines (COL. 2 ).
- Transfer transistor 107 is responsive to a transfer pulse signal ⁇ T2 applied to its gate to transfer charge from pinned photodiode 111 to floating diffusion node “B.”
- the lower pixel circuit is operated to have a lower sensitivity to handle very high light levels by use of a shorter integration time T INT2 ( FIG. 2 ).
- Capacitor 109 may be the parasitic capacitance of node “B” or a discrete capacitor.
- Both column lines (COL. 1 , COL. 2 ) are output to respective sample-and-hold circuits 120 , 121 for obtaining respective pairs of an integrated pixel (V SIG1 , V RST1 ) for pixel circuit 130 , and (V SIG2 , V RST2 ) for pixel circuit 131 .
- V SIG1 , V RST1 integrated pixel
- V SIG2 , V RST2 integrated pixel
- pixel circuit 131 With the 2-column signal line configuration shown in FIG. 1 , common reset ⁇ RS , row select ⁇ RD , sample reset signal ⁇ SHR and sample integration pixel ⁇ SHS can be used for both pixels.
- An exemplary timing diagram disclosing operation of the circuit of FIG. 1 is illustrated in FIG. 2 .
- the timing diagram illustrates the relationship between signals ⁇ RS , ⁇ T1 , ⁇ T2 , ⁇ RD , ⁇ SHR1 , ⁇ SHS1 , ⁇ SHR2 , and ⁇ SHS2 .
- An integration time shown in FIG. 2 corresponds to the period between the falling edge and the rising edge of transfer pulse ⁇ T .
- the pixel signal integration time occurs during a frame time between horizontal blanking periods (H-BL) corresponding to a respective row.
- CDS Correlated Double Sampling
- the sample and hold circuitry 120 , 121 ) briefly samples the potential of the floating diffusion nodes A and B. As can be seen from FIG. 2 , ⁇ SHR1 and ⁇ SHR2 sample signals are pulsed concurrently.
- the integration period T INT1 for pixel 130 begins first when the transfer gate signal ⁇ T1 is low. During integration period T INT1 , charge is accumulated by photodiode 110 . The integration period T INT2 for pixel 131 begins after that of pixel 130 when transfer signal ⁇ T2 goes low. During integration period T INT2 charge is accumulated by photodiode 111 . Then, transfer pulses ⁇ T1 and ⁇ T2 are turned on and the charge stored on pinned photodiodes are transferred to the floating diffusion nodes ( 110 ⁇ A, 111 ⁇ B).
- the sample and hold circuitry 120 , 121 ) briefly samples the potential of the floating diffusion nodes A and B. As can be seen from FIG. 2 , ⁇ SHS1 and ⁇ SHS2 sample signals are pulsed concurrently. Once the sample signals V SIG1 , V SIG2 are obtained, the pixel circuits 130 , 131 are ready to begin a charge integration period.
- FIG. 3 illustrates a second embodiment of the present invention, wherein one column signal line ( 310 ) is being used to output the signals from two pixels 320 , 321 .
- the circuit of FIG. 3 obtains two sets of output signals (V RST1 , V SIG1 ; V RST2 , V SIG2 ), and the charge transfer operation for the two pixels is performed sequentially (as shown by the timing diagram in FIG. 4 ).
- the upper pixel circuit 320 of the pixel configuration includes a transfer transistor 300 , having a source coupled to pinned photodiode PPD 1 307 , a drain coupled to floating diffusion node “A,” a capacitor 305 having one terminal coupled to diffusion node “A” and to the drain of transfer transistor 300 and another terminal coupled to ground. An anode of pinned photodiode 307 is also coupled to ground.
- the gate of transfer transistor 300 receives transfer control signal ⁇ T1 .
- Reset transistor 301 is coupled to both the upper and lower pixel circuits 320 , 321 at node “A”, and is triggered by reset pulse signal ⁇ RS .
- Capacitor 305 may be the parasitic capacitance of node “A” or a discrete capacitor.
- the lower pixel circuit 321 includes transfer transistor 304 , having a source coupled to pinned photodiode PPD 2 ( 308 ), and a drain coupled to floating diffusion node “A”.
- the pinned photodiode 308 is also coupled to ground.
- the gate of transfer transistor 304 receives transfer control signal ⁇ T2 .
- the lower pixel circuit 321 is operated to have lower light sensitivity to handle very high light levels by use of a shorter integration time T INT2 ( FIG. 4 ).
- the upper pixel and lower pixel circuits 320 , 321 output respective reset signals (V RST1 , V RST2 ) and integration signals (V SIG1 , V SIG2 ) to a source follower transistor 302 , which is further coupled to row select switch 303 .
- the gate of row select switch 303 is coupled a row select pulse signal ⁇ RD , and the source of switch 303 is coupled to the column signal line (COL).
- the column signal line outputs the signals V SIG1 , V SIG2 , as well as reset signals V RST1 , V RST2 .
- FIG. 4 An exemplary timing diagram depicting operation of the circuit in FIG. 3 is shown in FIG. 4 .
- the sample and hold circuit 330 for the FIG. 3 embodiment operates in response to applied sample signals ⁇ SHR1 , ⁇ SHS1 , ⁇ SHR2 , and ⁇ SHS2 to sample and hold the pixel signal V RST1 , V SIG1 , V RST2 and V SIG2 .
- the two integration times T INT1 (long) and T INT2 (short) are respectively set by the transfer pulse signals ⁇ T1 , ⁇ T2 .
- the floating node “A” is twice reset during the horizontal blanking period (H-BL) by the two pulse signals ⁇ RS , which turn on reset transistor 301 .
- the row select signal ⁇ RD turns on row select transistor 303 during the entire blanking period.
- the reset voltage V RST2 of pixel 321 is sampled by applying the ⁇ SHR2 signal to sample and hold circuit 330 . Then the transfer pulse for the lower pixel circuit ⁇ T2 turns on and the charge stored on the pinned photodiode 308 is transferred to the node “A”.
- the integration charge signal V SIG2 is sampled and held by sample and hold circuit 330 in response to sample signal ⁇ SHS2 .
- the reset pulse is again turned on, thereby clearing the charge on the floating diffusion node “A”.
- the reset voltage V RST1 of pixel 320 is sampled by applying the ⁇ SHR1 signal to sample and hold circuit 330 . Then the transfer pulse for the upper pixel circuit ⁇ T1 turns on and the charge stored on the pinned photodiode 307 is transferred to the node “A”.
- the integration charge signal V SIG1 is sampled and held by sample and hold circuit 330 in response to sample signal ⁇ SHS1 .
- Charge integration for pixel 320 begins when transfer signal ⁇ T1 goes low to begin the longer integration period T INT1
- charge integration for pixel 321 begins when transfer signal ⁇ T2 goes low sometime in the frame time to begin the shorter integration period T INT2 .
- a single column line (COL) and sample and hold circuit 330 can be used for the two pixel circuits 320 , 321 to provide the pixel signals V RST1 , V SIG1 , and V RST2 , V SIG2 .
- FIG. 5 A third embodiment of the present invention is illustrated in FIG. 5 , where the circuit comprises an upper and lower pixel circuits 520 , 521 , with the upper pixel circuit 520 including pinned photodiode PPD 1 ( 510 ), transfer transistor 502 , coupled between the photodiode 510 and floating diffusion node FD 1 , and the capacitor 507 having one terminal connected to floating diffusion node FD 1 and another terminal coupled to ground, reset transistor 500 coupled between a reset voltage V RS and node FD 1 , and capacitor 506 having one terminal coupled to capacitor 507 and the terminal coupled to a floating gate line 560 shared with lower pixel circuit 521 .
- the reset transistor 500 receives a reset control signal ⁇ RS at its gate.
- the upper pixel circuit 520 provides an output on line 560 coupled to transistor 501 which has one side connected to voltage V RFG and another side connected to common floating gate line 560 .
- the gate of transistor 501 receives a control signal ⁇ RFG .
- the lower pixel circuit includes pinned photodiode PPD 2 ( 511 ), transfer transistor 505 , coupled between the photodiode 511 and floating diffusion node FD 2 , a capacitor 509 having one terminal connected to node FD 2 and another terminal connected to ground, reset transistor 504 coupled between a reset voltage V RS and node FD 2 , a capacitor 508 having one terminal connected to node FD 2 and another terminal connected to floating gate line 560 .
- Reset transistor 504 also has a gate connected to reset control signal ⁇ RS .
- Transfer transistors 502 and 505 are respectively controlled by transfer control signals ⁇ T1 and ⁇ T2 .
- the two pinned photodiodes accumulate signal charge during the integration times T INT1 and T INT2 respectively. Then, during the horizontal blanking period (H-BL), the accumulated charges at the photodiodes 510 , 511 are transferred to the floating diffusion nodes (“FD 1 ”, “FD 2 ”) respectively, wherein the signal voltages are added at the gate of transistor 503 (node V FG ) and sampled and held by sample signal ⁇ SHS .
- the diffusion regions FD 1 and FD 2 are reset by respective reset transistors 500 and 504 , which have their gates commonly connected to receive reset control signal ⁇ RS .
- the reset signals from the two pixels are combined at the gate of the transistor 503 and sampled and held by sample signal ⁇ SHR .
- Voltages at the V FG node and FD 1 and FD 2 nodes are summarized in Table 1, shown below.
- phase 0 the floating diffusion nodes FD 1 and FD 2 are reset at V RS , while the floating gate line is reset at V RFG .
- phase 1 the pulse ⁇ RFG is turned off, and the kTC noise, v kTC,FG , appears on the floating gate line.
- phase 2 the reset pulse ⁇ RS is turned off, and the kTC noise, v kTC,FD,i , appears on the floating diffusion nodes FD 1 and FD 2 .
- transfer pulses ⁇ T1 and ⁇ T2 are turned on and the signal charge stored on the photodiodes are transferred to the floating diffusion nodes ( 510 ⁇ FD 1 , 511 ⁇ FD 2 ).
- phase 4 no change occurs from the state in phase 3.
- ⁇ RS is preferably set at high so that the floating diffusion nodes act as lateral overflow drains.
- the pulse ⁇ RFG is set high with V RFG being set below the threshold voltage of the source follower transistor 503 , so that a row select transistor, which is used in the 1 st and 2 nd embodiments, can be eliminated.
- the sample-and-hold pulses ( ⁇ SHR and ⁇ SHS ) sample the reset level (corresponds to V FG — 2 ) and the signal level (corresponds to V FG — 3 or V FG — 4 ), respectively.
- the output voltage of the CDS circuit is given by:
- V OUT — CDS ⁇ ( V FG — 4 ⁇ V FG — 2 ) ⁇ V sig1 + ⁇ V sig2 (1)
- V sig1 and V sig2 are given by:
- V sig , i ⁇ ⁇ N sig , i C FD , i ( 4 )
- C FD,i represent the capacitance of capacitors 507 or 509
- N sig,i represents the signal electrons accumulated on the pinned photodiode 510 or 511 .
- a correlated double sampling (CDS) sample and hold circuit 530 on a column line eliminates the kTC noise from transistors 500 , 504 and 501 .
- the photodiode size and the floating diffusion size can be set as
- a PPD ⁇ ⁇ 1 C FD ⁇ ⁇ 1 A PPD ⁇ ⁇ 2 C FD ⁇ ⁇ 2 ( 5 )
- C FD1 and C FD2 represent the capacitance of the floating diffusion 510 and 511 and A PPD1 and A PPD2 are the light sensitive area of the photodiodes 510 and 511 .
- FIG. 7 An example of the output transfer characteristic of the FIG. 5 embodiment is illustrated in FIG. 7 .
- the graph in FIG. 7 discloses the correlation among signals V out , V sig1 and V sig2 , as described above. Since the floating gate node 560 can be set at a voltage below the threshold of the source follower transistor 503 during the integration period, a row select transistor can be removed from the circuitry ( FIG. 5 ).
- two sets of output images for a pixel are obtained for the two pixel pairs.
- one output signal set V FG — 4 , V FG — 2 is obtained having reset components of both pixels (V FG — 2 ) and pixel signal component of both pixels (V FG — 4 ) with linearly kneed characteristics ( FIG. 7 ).
- FIG. 8 provides an example of an on-chip microlens placement. Under the configuration shown, most of the incident light passing through the lens ( 801 ) array of a unit pixeL; 800 is focused onto PPD 1 802 , the photodiode having the longer integration time in each of the embodiments described above, while the remaining incident light is unfocused and passed to photodiode PPD 2 803 , having the shorter integration time. The increased effective area of PPD 1 (A PPD1 ) would further extend the dynamic range.
- a typical processor based system that includes a CMOS imager device according to the present invention is illustrated generally in FIG. 9 .
- a processor based system is exemplary of a system having digital circuits that could include CMOS imager devices. Without being limiting, such a system could include a computer system, camera system, scanner, machine vision system, vehicle navigation system, video telephone, surveillance system, auto focus system, star tracker system, motion detection system, image stabilization system and data compression system for high-definition television, all of which can utilize the present invention.
- a processor system such as a computer system, for example generally comprises a central processing unit (CPU) 944 that communicates with an input/output (I/O) device 946 over a bus 952 .
- the CMOS imager 910 also communicates with the system over bus 952 .
- the computer system 900 also includes random access memory (RAM) 948 , and, in the case of a computer system may include peripheral devices such as a floppy disk drive 954 and a compact disk (CD) ROM drive 956 which also communicate with CPU 944 over the bus 952 .
- RAM random access memory
- CMOS imager 910 is combined with a pipelined JPEG compression module in a single integrated circuit.
- the present invention encompasses a unique two pixel structure that employs pinned photodiodes to provide extended dynamic ranges for imaging circuits.
- the dynamic range can effectively be extended without experiencing excessive noise. Accordingly, image sensors employing this circuit and method can detect a wider range of illuminations and consequently produce images of greater detail and quality.
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
Abstract
An image apparatus and method is disclosed for extending the dynamic range of an image sensor. A first linear pixel circuit produces a first pixel output signal based on charge integration by a first photo-conversion device over a first integration period. A second linear pixel circuit produces a second pixel output signal based on charge integration by a second photo-conversion device over a second integration period, where the second integration period is shorter than the first integration period. A sample-and-hold circuit captures signals representing the first and second pixel output signals.
Description
- The present application is a continuation of U.S. application Ser. No. 10/294,686, filed Nov. 15, 2002, the disclosure of which is herewith incorporated by reference in its entirety.
- The present invention relates to the pixel structure used in a CMOS active pixel array.
- The dynamic range (DR) for an image sensor is commonly defined as the ratio of the largest nonsaturating signal to the standard deviation of noise under dark conditions. The quality of an image sensor is largely defined by its dynamic range—as it increases, the sensor can detect a wider range of illuminations and consequently produce images of greater detail and quality.
- Several pixel architectures have been developed in an effort to produce good dynamic range. However, conventional pixel architectures are subject to one or more of the drawbacks of high photodiode dark current, thermal (kTC) noise, fixed light sensitivity ratio and charge leakage. Moreover, when logarithmic architectures are used to increase dynamic range, a more complicated color pixel processing is required.
- The present invention provides a pixel architecture which seeks to mitigate many of the noted drawbacks and employs a dual pixel pinned photodiode architecture operating in a dual charge integration. The two pixels enable a dual sensitivity pixel array in which one pixel functions to reproduce normal images, while the other pixel functions to reproduce images with high illumination levels. The dual charge integration mode and dual sensitivity, in combination, produce a pixel architecture having good dynamic range without having to resort to a logarithmic pixel architecture.
- Various dual pixel, dual integration mode embodiments are provided together with associated operating methods. These and other features and advantages of the invention will be more closely described from the following detailed description provided in connection with the accompanying drawings.
-
FIG. 1 is a schematic diagram of a first embodiment of a pixel in accordance with the invention; -
FIG. 2 is a timing diagram illustrating operation of the embodiment shown inFIG. 1 ; -
FIG. 3 is a schematic diagram of a second embodiment of a pixel circuit in accordance with the invention; -
FIG. 4 is a timing diagram illustrating operation of the embodiment shown inFIG. 3 ; -
FIG. 5 is a schematic diagram of a third embodiment of a pixel circuit in accordance with the invention; -
FIG. 6 is a timing diagram illustrating operation of theFIG. 5 embodiment; and -
FIG. 7 is a graph illustrating an example of signal transfer characteristics according with the present invention; -
FIG. 8 is an example of pixel and on-chip microlens placement. -
FIG. 9 is an example system according to an embodiment described herein. -
FIG. 1 illustrates a first embodiment of the present invention, wherein the circuit comprises anupper pixel circuit 130 and alower pixel circuit 131. The upper pixel circuit is defined by pinned photodiode PPD1 (110),transfer transistor 100, floating diffusion node “A,” a capacitor 108 coupled to node “A”,source follower transistor 102 having a gate connected to node “A” and a rowselect transistor 103. The pixel circuit includes areset transistor 101, which operates in response to a reset pulse signal φRS applied to its gate. Rowselect transistor 103 is further coupled to the first of two column signal lines (COL. 1) and receives a row select pulse signal φRD at its gate.Transfer transistor 100 is responsive to a transfer pulse signal φT1 applied to its gate to transfer charge from the pinnedphotodiode 110 to diffusion node “A.” The upper pixel circuit is operated to handle “normal” light conditions (i.e., from low light to medium light levels) and has high sensitivity characteristics by use of a longer integration time (TINT1,FIG. 2 ). Capacitor 108 may be the parasitic capacitance of node “A” or a discrete capacitor. - The
lower pixel circuit 131 is defined by pinned photodiode PPD2 (111),transfer transistor 107, floating diffusion node “B,”capacitor 109, coupled to node “B,”source follower transistor 105 having a gate connected to node “B” and arow select transistor 104.Pixel circuit 131 also includesreset transistor 106, having a gate which receives a reset pulse signal φRS. Rowselect transistor 104 is further coupled to the second of two column signal lines (COL. 2).Transfer transistor 107 is responsive to a transfer pulse signal φT2 applied to its gate to transfer charge from pinnedphotodiode 111 to floating diffusion node “B.” The lower pixel circuit is operated to have a lower sensitivity to handle very high light levels by use of a shorter integration time TINT2 (FIG. 2 ).Capacitor 109 may be the parasitic capacitance of node “B” or a discrete capacitor. - Both column lines (COL. 1, COL. 2) are output to respective sample-and-
hold circuits pixel circuit 130, and (VSIG2, VRST2) forpixel circuit 131. With the 2-column signal line configuration shown inFIG. 1 , common reset φRS, row select φRD, sample reset signal φSHR and sample integration pixel φSHS can be used for both pixels. An exemplary timing diagram disclosing operation of the circuit ofFIG. 1 , is illustrated inFIG. 2 . The timing diagram illustrates the relationship between signals φRS, φT1, φT2, φRD, φSHR1, φSHS1, φSHR2, and φSHS2. An integration time shown inFIG. 2 corresponds to the period between the falling edge and the rising edge of transfer pulse φT. In the illustrated embodiment, the pixel signal integration time occurs during a frame time between horizontal blanking periods (H-BL) corresponding to a respective row. - Since signal charge accumulates on each pinned photodiode during the integration period (typically a few 10 s of a ms), and the time for the signal charge to stay on the floating diffusion is very short (a few μs during blank-out period H-BL), signal degradation due to leakage current is negligible. This is true even if the leakage current on the floating diffusion node is relatively large (assuming the leakage current of the pinned diode is sufficiently low). During the integration period, reset pulse φRS is turned ON so that the floating diffusion acts as a lateral overflow drain. When a Correlated Double Sampling (CDS) operation is used in which both reset (VRST) and charge integration (VSIG) signals are taken during the same image frame, little kTC noise appears with the proper pulse timing, and a very low dark current exists as a result.
- Turning to
FIG. 2 , during the charge integration period (TINT1 forpixel 130, and TINT2 for pixel 131), electrons accumulate across thepinned photodiodes transistors pixel circuits - After the reset signal φRS is returned to its initial low potential, the sample and hold circuitry (120, 121) briefly samples the potential of the floating diffusion nodes A and B. As can be seen from
FIG. 2 , φSHR1 and φSHR2 sample signals are pulsed concurrently. - As shown in
FIG. 2 , the integration period TINT1 forpixel 130 begins first when the transfer gate signal φT1 is low. During integration period TINT1, charge is accumulated byphotodiode 110. The integration period TINT2 forpixel 131 begins after that ofpixel 130 when transfer signal φT2 goes low. During integration period TINT2 charge is accumulated byphotodiode 111. Then, transfer pulses φT1 and φT2 are turned on and the charge stored on pinned photodiodes are transferred to the floating diffusion nodes (110→A, 111→B). After the transfer pulses φT1 and φT2 are returned to their initial low potential, the sample and hold circuitry (120, 121) briefly samples the potential of the floating diffusion nodes A and B. As can be seen fromFIG. 2 , φSHS1 and φSHS2 sample signals are pulsed concurrently. Once the sample signals VSIG1, VSIG2 are obtained, thepixel circuits -
FIG. 3 illustrates a second embodiment of the present invention, wherein one column signal line (310) is being used to output the signals from twopixels FIG. 3 obtains two sets of output signals (VRST1, VSIG1; VRST2, VSIG2), and the charge transfer operation for the two pixels is performed sequentially (as shown by the timing diagram inFIG. 4 ). - The
upper pixel circuit 320 of the pixel configuration includes atransfer transistor 300, having a source coupled to pinnedphotodiode PPD1 307, a drain coupled to floating diffusion node “A,” acapacitor 305 having one terminal coupled to diffusion node “A” and to the drain oftransfer transistor 300 and another terminal coupled to ground. An anode of pinnedphotodiode 307 is also coupled to ground. The gate oftransfer transistor 300 receives transfer control signal φT1.Reset transistor 301 is coupled to both the upper andlower pixel circuits upper pixel circuit 320 is operated to handle normal light conditions, and is set to have high sensitivity characteristics by use of a longer integration time TINT1 (FIG. 4 ).Capacitor 305 may be the parasitic capacitance of node “A” or a discrete capacitor. - The
lower pixel circuit 321 includestransfer transistor 304, having a source coupled to pinned photodiode PPD2 (308), and a drain coupled to floating diffusion node “A”. The pinnedphotodiode 308 is also coupled to ground. The gate oftransfer transistor 304 receives transfer control signal φT2. Thelower pixel circuit 321 is operated to have lower light sensitivity to handle very high light levels by use of a shorter integration time TINT2 (FIG. 4 ). - The upper pixel and
lower pixel circuits source follower transistor 302, which is further coupled to rowselect switch 303. The gate of rowselect switch 303 is coupled a row select pulse signal φRD, and the source ofswitch 303 is coupled to the column signal line (COL). The column signal line outputs the signals VSIG1, VSIG2, as well as reset signals VRST1, VRST2. - An exemplary timing diagram depicting operation of the circuit in
FIG. 3 is shown inFIG. 4 . The sample and holdcircuit 330 for theFIG. 3 embodiment operates in response to applied sample signals φSHR1, φSHS1, φSHR2, and φSHS2 to sample and hold the pixel signal VRST1, VSIG1, VRST2 and VSIG2. Similar to the timing diagram inFIG. 2 , the two integration times TINT1 (long) and TINT2 (short) are respectively set by the transfer pulse signals φT1, φT2. - Starting with reset, the floating node “A” is twice reset during the horizontal blanking period (H-BL) by the two pulse signals φRS, which turn on
reset transistor 301. The row select signal φRD turns on rowselect transistor 303 during the entire blanking period. The reset voltage VRST2 ofpixel 321 is sampled by applying the φSHR2 signal to sample and holdcircuit 330. Then the transfer pulse for the lower pixel circuit φT2 turns on and the charge stored on the pinnedphotodiode 308 is transferred to the node “A”. When the integration period TINT2 ends by signal φT2 returning high and transferring charge to node “A,” the integration charge signal VSIG2 is sampled and held by sample and holdcircuit 330 in response to sample signal φSHS2. After VSIG2 is sampled and held, the reset pulse is again turned on, thereby clearing the charge on the floating diffusion node “A”. The reset voltage VRST1 ofpixel 320 is sampled by applying the φSHR1 signal to sample and holdcircuit 330. Then the transfer pulse for the upper pixel circuit φT1 turns on and the charge stored on the pinnedphotodiode 307 is transferred to the node “A”. When the integration period TINT1 ends by signal φT1 returning high and transferring charge to node “A,” the integration charge signal VSIG1 is sampled and held by sample and holdcircuit 330 in response to sample signal φSHS1. Charge integration forpixel 320 begins when transfer signal φT1 goes low to begin the longer integration period TINT1, while charge integration forpixel 321 begins when transfer signal φT2 goes low sometime in the frame time to begin the shorter integration period TINT2. Thus, a single column line (COL) and sample and holdcircuit 330 can be used for the twopixel circuits - A third embodiment of the present invention is illustrated in
FIG. 5 , where the circuit comprises an upper andlower pixel circuits upper pixel circuit 520 including pinned photodiode PPD1 (510),transfer transistor 502, coupled between thephotodiode 510 and floating diffusion node FD1, and thecapacitor 507 having one terminal connected to floating diffusion node FD1 and another terminal coupled to ground,reset transistor 500 coupled between a reset voltage VRS and node FD1, andcapacitor 506 having one terminal coupled tocapacitor 507 and the terminal coupled to a floatinggate line 560 shared withlower pixel circuit 521. Thereset transistor 500 receives a reset control signal φRS at its gate. Theupper pixel circuit 520 provides an output online 560 coupled totransistor 501 which has one side connected to voltage VRFG and another side connected to common floatinggate line 560. The gate oftransistor 501 receives a control signal φRFG. - The lower pixel circuit includes pinned photodiode PPD2 (511),
transfer transistor 505, coupled between thephotodiode 511 and floating diffusion node FD2, acapacitor 509 having one terminal connected to node FD2 and another terminal connected to ground,reset transistor 504 coupled between a reset voltage VRS and node FD2, acapacitor 508 having one terminal connected to node FD2 and another terminal connected to floatinggate line 560.Reset transistor 504 also has a gate connected to reset control signal φRS.Transfer transistors - In the third embodiment, the two pinned photodiodes (510, 511) accumulate signal charge during the integration times TINT1 and TINT2 respectively. Then, during the horizontal blanking period (H-BL), the accumulated charges at the
photodiodes respective reset transistors transistor 503 and sampled and held by sample signal φSHR. Voltages at the VFG node and FD1 and FD2 nodes are summarized in Table 1, shown below. The table shows the on/off states of the timing signals ofFIG. 6 , and five different operational states denoted bysignal subscripts -
TABLE 1 VFG and VFD, i (i = 1, 2) Timing VFG VFD, i φRS = ON φRFG = ON VFG — 0 = VRFGVFD, i — 0 = VRSφRS = ON φRFG = OFF V FG— 1 = VRFG +V FD, i— 1 = VRSvkTC, FG φRS = OFF φRFG = OFF V FG— 2 = VFG1 +V FD, i— 2 = VRS +α · (vkTC, FD1) + vkTC, FD, i β · (vkTC, FD2) φT1 = ON φT2 = ON VFG — 3 =V FG— 2 +VFD, i — 3 =V FD, i— 2 +α · Vsig1 + β · Vsig2 Vsig, i φT1 = OFF φT2 = OFF VFG — 4 = VFG— 3VFD, i — 4 = VFD, i— 3 - During a first operational state (phase 0), the floating diffusion nodes FD1 and FD2 are reset at VRS, while the floating gate line is reset at VRFG. During a second operational state (phase 1) the pulse φRFG is turned off, and the kTC noise, vkTC,FG, appears on the floating gate line. During a third operational state (phase 2), the reset pulse φRS is turned off, and the kTC noise, vkTC,FD,i, appears on the floating diffusion nodes FD1 and FD2. At this moment, these kTC noise voltages, vkTC,FD,1, and vkTC,FD,2, affect the floating gate line potential through
coupling capacitors - During a fourth operational state (phase 3), transfer pulses φT1 and φT2 are turned on and the signal charge stored on the photodiodes are transferred to the floating diffusion nodes (510→FD1, 511→FD2). As a result, the floating diffusion potential becomes VFD,i
— 3=VFD,i— 2+Vsig,i. These potentials again affect the floating gate potential throughcoupling capacitors - During a fifth operational state (phase 4), no change occurs from the state in phase 3. During the integration period, φRS is preferably set at high so that the floating diffusion nodes act as lateral overflow drains. Also, the pulse φRFG is set high with VRFG being set below the threshold voltage of the
source follower transistor 503, so that a row select transistor, which is used in the 1st and 2nd embodiments, can be eliminated. - The sample-and-hold pulses (φSHR and φSHS) sample the reset level (corresponds to VFG
— 2) and the signal level (corresponds to VFG— 3 or VFG— 4), respectively. The output voltage of the CDS circuit is given by: -
V OUT— CDS∝(V FG— 4 −V FG— 2)=α·V sig1 +β·V sig2 (1) - which calculates a weighted-sum operation, and where α and β are characterized by:
-
- where capacitors CC1 and CC2 are illustrated as
capacitors
Vsig1 and Vsig2 are given by: -
- Where i=(1,2) for
pixel circuit capacitors photodiode - As is shown in Table 1, by employing proper timing, a correlated double sampling (CDS) sample and hold
circuit 530 on a column line eliminates the kTC noise fromtransistors -
- where CFD1 and CFD2 represent the capacitance of the floating
diffusion photodiodes - For example, assuming that CFD1/CFD2=4, APPD1/APPD2=4, TINT1=16 ms and TINT2=160 μs (see
FIG. 6 ), the ratio of sensitivities will be 100 (+40 dB). An example of the output transfer characteristic of theFIG. 5 embodiment is illustrated inFIG. 7 . When the relationship of equation (5) holds, the graph inFIG. 7 discloses the correlation among signals Vout, Vsig1 and Vsig2, as described above. Since the floatinggate node 560 can be set at a voltage below the threshold of thesource follower transistor 503 during the integration period, a row select transistor can be removed from the circuitry (FIG. 5 ). In the first and second embodiments, two sets of output images for a pixel are obtained for the two pixel pairs. In the embodiment inFIGS. 5-6 , one output signal set VFG— 4, VFG— 2 is obtained having reset components of both pixels (VFG— 2) and pixel signal component of both pixels (VFG— 4) with linearly kneed characteristics (FIG. 7 ). - When an on-chip microlens array as shown in
FIG. 8 is used, it is possible to further increase the dynamic range of an imager containing pixels constructed in accordance with the invention.FIG. 8 provides an example of an on-chip microlens placement. Under the configuration shown, most of the incident light passing through the lens (801) array of a unit pixeL; 800 is focused ontoPPD1 802, the photodiode having the longer integration time in each of the embodiments described above, while the remaining incident light is unfocused and passed to photodiodePPD2 803, having the shorter integration time. The increased effective area of PPD1 (APPD1) would further extend the dynamic range. - A typical processor based system that includes a CMOS imager device according to the present invention is illustrated generally in
FIG. 9 . A processor based system is exemplary of a system having digital circuits that could include CMOS imager devices. Without being limiting, such a system could include a computer system, camera system, scanner, machine vision system, vehicle navigation system, video telephone, surveillance system, auto focus system, star tracker system, motion detection system, image stabilization system and data compression system for high-definition television, all of which can utilize the present invention. - A processor system, such as a computer system, for example generally comprises a central processing unit (CPU) 944 that communicates with an input/output (I/O)
device 946 over a bus 952. TheCMOS imager 910 also communicates with the system over bus 952. Thecomputer system 900 also includes random access memory (RAM) 948, and, in the case of a computer system may include peripheral devices such as afloppy disk drive 954 and a compact disk (CD)ROM drive 956 which also communicate withCPU 944 over the bus 952. As described above,CMOS imager 910 is combined with a pipelined JPEG compression module in a single integrated circuit. - As can be seen in the embodiments described herein, the present invention encompasses a unique two pixel structure that employs pinned photodiodes to provide extended dynamic ranges for imaging circuits. By using dual sensitivity and dual integration time techniques in the circuitry along with the pinned photodiodes, the dynamic range can effectively be extended without experiencing excessive noise. Accordingly, image sensors employing this circuit and method can detect a wider range of illuminations and consequently produce images of greater detail and quality.
- It should again be noted that although the invention has been described with specific reference to CMOS imaging devices, the invention has broader applicability and may be used in any imaging apparatus. The above description and drawings illustrate preferred embodiments of the present invention. It is not intended that the present invention be limited to the illustrated embodiments. Any modification of the present invention that comes within the spirit and scope of the following claims should be considered part of the present invention.
Claims (43)
1. An imaging apparatus, comprising:
a first pixel circuit, comprising a first transfer pulse line, coupled to a gate of a first transfer transistor, wherein first transfer transistor transfers charge from a first photodiode to a first floating diffusion node, and wherein said first floating diffusion node is further coupled to a gate of a first source-follower transistor;
a second pixel circuit, comprising a second transfer pulse line, coupled to a gate of a second transfer transistor, wherein second transfer transistor transfers integrated charge from a second photodiode and to a second floating diffusion node, and wherein said second floating diffusion node is further coupled to a gate of a second source-follower transistor;
a reset pulse line, connected to the gate of a first and second reset transistor, wherein the first reset transistor is coupled to reset the first floating diffusion node to a predetermined voltage state, and the second reset transistor is coupled to reset the second floating diffusion node to a predetermined voltage state; and
a first and second row-select transistor, respectively coupled to the first and second source-follower transistors for respectively coupling said first and second source follower transistors to a first column signal line and a second column signal line, said first transfer pulse line receiving a signal which operates said first photodiode to integrate charge for a first time period and said second transfer pulse line receiving a signal which operates said second photodiode to integrate charge for a second time period different from said first time period.
2. The apparatus according to claims 1 , wherein the first and second photodiodes are pinned photodiodes.
3. The apparatus according to claim 2 , wherein the pinned photodiodes are coupled to ground.
4. The apparatus according to claim 1 , further comprising a first capacitor coupled to a first floating diffusion node and a second capacitor coupled to the second floating diffusion node.
5. The apparatus according to claim 4 , wherein the first and second capacitors are further coupled to ground.
6-10. (canceled)
11. An apparatus as in claim 1 , further comprising an output transistor having a gate connected to receive said signals representing said first and second pixel output signals for providing a combined pixel output to said column line.
12. An apparatus as in claim 11 , wherein said sample-and-hold circuit is coupled to said common column line and captures said combined pixel output signal.
13. An apparatus as in claim 1 , wherein each of said first and second pixel circuits comprise a transfer transistor for transferring charge integrated by an associated photo-conversion device to an associated diffusion node.
14. An apparatus as in claim 13 , wherein the transfer transistor of said first and second pixel circuit have respective gates for receiving respective transfer control signals which set the integration time for each pixel circuit.
15. An apparatus as in claim 1 , wherein each said pixel circuit comprises:
a pinned photodiode as said photo-conversion device;
a diffusion node;
a transfer device, for transferring integrated charge from said photodiode to said diffusion node;
a reset device for resetting said diffusion node to a known state before said charge transfer; and
an output transistor having a gate connected to said diffusion node.
16. An apparatus as in claim 15 , wherein each of said pixel circuits further comprises a row select transistor for selectively coupling an associated output transistor to a respective pixel output line, said sample and hold circuit having input portions respectively coupled to said pixel output line.
17. An apparatus as in claim 16 , wherein the gates of said row select transistors are coupled together such that said signal representing said first and second pixel output signals are respectively output from said first and second pixel circuit to said respective output line.
18. A method for operating an image apparatus, comprising:
producing a first pixel output signal based on charge integration by a first photo-conversion device over a first integration period;
producing a second pixel output signal based on charge integration by a second photo-conversion device over a second integration period, wherein second integration period is shorter than the first integration period; and
capturing signals representing said first and second pixel output signals.
19. A method as in claim 18 , further comprising respectively transmitting said first and second pixel output signals to a first and second column line.
20. A method as in claim 19 , wherein said act of capturing comprises capturing said first and second pixel output signals from said first and second column line.
21. A method as in claim 18 , further comprising transmitting said first and second pixel output signals to a common column line.
22. A method as in claim 21 , wherein said act of capturing comprises capturing said signals representing said first and second pixel output signals sequentially from said common line.
23-27. (canceled)
28. An imaging apparatus, comprising:
a first pixel circuit, comprising a first transfer pulse line, coupled to a gate of a first transfer transistor, wherein first transfer transistor transfers charge from a first photodiode to a first floating diffusion node, and wherein said first floating diffusion node is further coupled to a first reset transistor, a first capacitor, and a second capacitor, said second capacitor being coupled to a common floating gate line;
a second pixel circuit, comprising a second transfer pulse line, coupled to a gate of a first transfer transistor, wherein first transfer transistor transfers charge from a second photodiode to a second floating diffusion node, and wherein said second floating diffusion node is further coupled to a second reset transistor, a third capacitor, and a fourth capacitor, said fourth capacitor being coupled to the common floating gate line;
a reset pulse line, connected to the gates of the first and second reset transistor, wherein the first and second reset transistors are coupled to respectively reset the first and second floating diffusion node to a predetermined voltage state;
a floating gate pulse line, connected to a floating gate transistor, wherein the floating gate transistor is further coupled to the common floating gate line; and
a source-follower transistor, coupled to the common floating gate line for respectively coupling said first and second pixel circuits to a column signal line, said first transfer pulse line receiving a signal which operates said first photodiode to integrate charge for a first time period and said second transfer pulse line receiving a signal which operates said second photodiode to integrate charge for a second time period different from said first time period.
29. The apparatus according to claim 28 , wherein the first and second photodiodes are pinned photodiodes.
30. The apparatus according to claim 29 , wherein the pinned photodiodes are coupled to ground.
31. The apparatus according to claim 28 , wherein a first thermal noise (kTC) voltage is transmitted and added to the floating gate line potential when the floating gate transistor is initially turned off.
32. The apparatus according to claim 31 , wherein a second thermal noise (kTC) voltage is transmitted and added to the first and second floating diffusion node voltages when the first and second reset transistors are turned off, and wherein the first and second thermal noise voltages are added to a floating gate voltage present on the floating gate line to form a summed floating gate voltage.
33. The apparatus according to claim 32 , wherein the summed floating gate voltage is sampled by a sample-and-hold circuit.
34. The apparatus according to claim 32 , wherein the transferred charge from the first and second photodiode is added to the summed floating gate voltage.
35. The apparatus according to claim 28 , wherein a floating gate threshold voltage is applied to the floating gate transistor.
36. The apparatus according to claim 35 , wherein a source-follower threshold voltage is applied to the source-follower transistor.
37. The apparatus according to claim 36 , wherein the floating gate threshold voltage is lower than the source-follower threshold voltage.
38. A processing system, comprising:
a processor; and
a CMOS imaging device, coupled to said processor, said imaging device comprising:
a first pixel circuit, comprising a first transfer pulse line, coupled to a gate of a first transfer transistor, wherein first transfer transistor transfers charge from a first photodiode to a first floating diffusion node, and wherein said first floating diffusion node is further coupled to a gate of a first source-follower transistor;
a second pixel circuit, comprising a second transfer pulse line, coupled to a gate of a second transfer transistor, wherein second transfer transistor transfers integrated charge from a second photodiode and to a second floating diffusion node, and wherein said second floating diffusion node is further coupled to a gate of a second source-follower transistor;
a reset pulse line, connected to the gate of a first and second reset transistor, wherein the first reset transistor is coupled to reset the first floating diffusion node to a predetermined voltage state, and the second reset transistor is coupled to reset the second floating diffusion node to a predetermined voltage state; and
a first and second row-select transistor, respectively coupled to the first and second source-follower transistors for respectively coupling said first and second source follower transistors to a first column signal line and a second column signal line, said first transfer pulse line receiving a signal which operates said first photodiode to integrate charge for a first time period and said second transfer pulse line receiving a signal which operates said second photodiode to integrate charge for a second time period different from said first time period.
39. The system according to claims 38 , wherein the first and second photodiodes are pinned photodiodes.
40. The system according to claim 39 , wherein the pinned photodiodes are coupled to ground.
41. The system according to claim 38 , further comprising a first capacitor coupled to a first floating diffusion node and a second capacitor coupled to the second floating diffusion node.
42. The system according to claim 41 , wherein the first and second capacitors are further coupled to ground.
43. A processing system, comprising:
a processor; and
a CMOS imaging device, coupled to said processor, said imaging device comprising:
a first linear pixel circuit for producing a first pixel output signal based on charge integration by a first photo-conversion device over a first integration period;
a second linear pixel circuit for producing a second pixel output signal based on charge integration by a second photo-conversion device over a second integration period, wherein second integration period is shorter than the first integration period; and
a sample-and-hold circuit for capturing signals representing said first and second pixel output signals.
44. An system as in claim 43 , further comprising first and second column lines, respectively coupled to receive said signals representing said first and second pixel output signals.
45. An system as in claim 44 , wherein said sample-and-hold circuit comprises a first sample-and-hold circuit portion coupled to said first column line for capturing said signal representing said first pixel output signal and a second sample-and-hold circuit portion coupled to said second column line capturing said signal representing said second pixel output signal.
46. An system as in claim 43 , further comprising a column line commonly connected to receive said signal representing said first and second pixel output signals.
47. An system as in claim 46 , wherein said sample-and-hold circuit is coupled to said common column line and sequentially captures said signals representing said first and second pixel output signals.
48. An system as in claim 46 , further comprising an output transistor having a gate connected to receive said signals representing said first and second pixel output signals for providing a combined pixel output to said column line.
49. An system as in claim 48 , wherein said sample-and-hold circuit is coupled to said common column line and captures said combined pixel output signal.
50. An system as in claim 43 , wherein each of said first and second pixel circuits comprise a transfer transistor for transferring charge integrated by an associated photo-conversion device to an associated diffusion node.
51. A system as in claim 50 , wherein the transfer transistor of said first and second pixel circuit have respective gates for receiving respective transfer control signals which set the integration time for each pixel circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/347,618 US20090180015A1 (en) | 2002-11-15 | 2008-12-31 | Wide dynamic range pinned photodiode active pixel sensor (aps) |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/294,686 US7489352B2 (en) | 2002-11-15 | 2002-11-15 | Wide dynamic range pinned photodiode active pixel sensor (APS) |
US12/347,618 US20090180015A1 (en) | 2002-11-15 | 2008-12-31 | Wide dynamic range pinned photodiode active pixel sensor (aps) |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/294,686 Continuation US7489352B2 (en) | 2002-11-15 | 2002-11-15 | Wide dynamic range pinned photodiode active pixel sensor (APS) |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090180015A1 true US20090180015A1 (en) | 2009-07-16 |
Family
ID=32297028
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/294,686 Active 2025-06-05 US7489352B2 (en) | 2002-11-15 | 2002-11-15 | Wide dynamic range pinned photodiode active pixel sensor (APS) |
US12/347,618 Abandoned US20090180015A1 (en) | 2002-11-15 | 2008-12-31 | Wide dynamic range pinned photodiode active pixel sensor (aps) |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/294,686 Active 2025-06-05 US7489352B2 (en) | 2002-11-15 | 2002-11-15 | Wide dynamic range pinned photodiode active pixel sensor (APS) |
Country Status (1)
Country | Link |
---|---|
US (2) | US7489352B2 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110074995A1 (en) * | 2009-09-30 | 2011-03-31 | Noble Peak Vision Corp. | Methods and apparatus for imaging systems |
US20130120624A1 (en) * | 2011-11-14 | 2013-05-16 | Canon Kabushiki Kaisha | Method for driving image pickup apparatus |
US9041838B2 (en) | 2012-02-14 | 2015-05-26 | Gentex Corporation | High dynamic range imager system |
CN107026961A (en) * | 2016-01-29 | 2017-08-08 | 松下知识产权经营株式会社 | Camera device |
US20190267423A1 (en) * | 2018-02-28 | 2019-08-29 | Samsung Electronics Co., Ltd. | Image Sensor Chips Having Sub-Chips |
WO2023107302A1 (en) * | 2021-12-06 | 2023-06-15 | ams Sensors USA Inc. | Pixel arrangement, pixel matrix, image sensor and method of operating a pixel arrangement |
TWI826292B (en) * | 2022-05-13 | 2023-12-11 | 大陸商廣州印芯半導體技術有限公司 | Image sensor and image sensing method |
Families Citing this family (69)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7486313B2 (en) * | 2003-01-17 | 2009-02-03 | Biomorphic Vlsi, Inc. | System and method for automatic exposure control and white balancing for CMOS sensors |
JP4051674B2 (en) * | 2003-01-17 | 2008-02-27 | 富士フイルム株式会社 | Imaging device |
US7430011B2 (en) * | 2003-01-22 | 2008-09-30 | Omnivision Technologies, Inc. | Image sensor having dual automatic exposure control |
JP2004248061A (en) * | 2003-02-14 | 2004-09-02 | Fuji Photo Film Co Ltd | Apparatus, method and program for image processing |
US7019277B2 (en) * | 2003-03-13 | 2006-03-28 | Psion Teklogix Systems Inc. | Imaging device |
JP4161855B2 (en) * | 2003-09-10 | 2008-10-08 | ソニー株式会社 | Solid-state imaging device, drive control method, and drive control device |
KR100871688B1 (en) * | 2004-02-27 | 2008-12-08 | 삼성전자주식회사 | Solid State Imaging Device and Driving Method Therefor |
US7446807B2 (en) * | 2004-12-03 | 2008-11-04 | Micron Technology, Inc. | Imager pixel with capacitance for boosting reset voltage |
US8081234B2 (en) * | 2004-12-29 | 2011-12-20 | Intel Corporation | Technique for increased exposure range in image sensors |
US7847847B2 (en) * | 2005-01-27 | 2010-12-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure for CMOS image sensor with a plurality of capacitors |
JP4347819B2 (en) * | 2005-02-15 | 2009-10-21 | シャープ株式会社 | Solid-state imaging device and driving method thereof |
US7541628B2 (en) * | 2005-07-09 | 2009-06-02 | Samsung Electronics Co., Ltd. | Image sensors including active pixel sensor arrays |
US7671314B2 (en) | 2005-07-09 | 2010-03-02 | Samsung Electronics Co., Ltd. | Image sensor including active pixel sensor array with photoelectric conversion region |
WO2007031102A1 (en) * | 2005-09-15 | 2007-03-22 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Recording optical radiation |
KR100801758B1 (en) * | 2006-01-19 | 2008-02-11 | 엠텍비젼 주식회사 | Image sensor and controlling method thereof |
JP2007288522A (en) * | 2006-04-17 | 2007-11-01 | Fujifilm Corp | Imaging apparatus and solid-state imaging device driving method |
KR100830583B1 (en) * | 2006-11-13 | 2008-05-22 | 삼성전자주식회사 | Pixel circuit of cmos image sensor capable of dual capturing and structure of the same |
JP4058459B1 (en) * | 2007-03-02 | 2008-03-12 | キヤノン株式会社 | Imaging apparatus and imaging system |
US7724293B2 (en) * | 2007-03-12 | 2010-05-25 | Aptina Imaging Corporation | Multi-purpose image sensor circuits, imager, system and method of operation |
KR100835894B1 (en) * | 2007-06-18 | 2008-06-09 | (주)실리콘화일 | Pixel array with broad dynamic range, better color reproduction and resolution, and image sensor using the pixel |
US7825966B2 (en) * | 2007-06-29 | 2010-11-02 | Omnivision Technologies, Inc. | High dynamic range sensor with blooming drain |
JP2009033015A (en) * | 2007-07-30 | 2009-02-12 | Fujifilm Corp | Solid-state image pickup device and image pickup apparatus |
JP5262028B2 (en) * | 2007-09-10 | 2013-08-14 | ソニー株式会社 | Image sensor and control method |
US8063964B2 (en) * | 2007-11-20 | 2011-11-22 | Altasens, Inc. | Dual sensitivity image sensor |
US8130300B2 (en) * | 2007-12-20 | 2012-03-06 | Aptina Imaging Corporation | Imager method and apparatus having combined select signals |
US8089035B2 (en) * | 2008-04-16 | 2012-01-03 | Tower Semiconductor Ltd. | CMOS image sensor with high sensitivity wide dynamic range pixel for high resolution applications |
KR101495895B1 (en) * | 2008-07-08 | 2015-02-25 | 삼성전자주식회사 | Photo-electricity converter having wide dynamic range and method thereof |
JP5359315B2 (en) * | 2009-01-28 | 2013-12-04 | ソニー株式会社 | Solid-state imaging device, driving method of solid-state imaging device, and imaging device |
KR101094246B1 (en) | 2009-03-16 | 2011-12-19 | 이재웅 | Wide Dynamic Range CMOS Image Sensor |
US8488025B2 (en) * | 2009-10-20 | 2013-07-16 | AltaSens, Inc | Sub-frame tapered reset |
JP5475482B2 (en) * | 2010-01-26 | 2014-04-16 | キヤノン株式会社 | Imaging device and imaging apparatus |
WO2011111549A1 (en) * | 2010-03-08 | 2011-09-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
JP5025746B2 (en) * | 2010-03-19 | 2012-09-12 | 株式会社東芝 | Solid-state imaging device |
GB201011640D0 (en) * | 2010-07-12 | 2010-08-25 | Univ Sheffield | Radiation detection and method |
GB201102478D0 (en) | 2011-02-11 | 2011-03-30 | Isdi Ltd | Radiation detector and method |
KR101241553B1 (en) * | 2011-04-13 | 2013-03-11 | 엘지이노텍 주식회사 | Wdr pixel array, image sensor including the pixel array and method for operating the same |
KR101251744B1 (en) * | 2011-04-13 | 2013-04-05 | 엘지이노텍 주식회사 | Wdr pixel array, image sensor including the pixel array and method for operating the same |
JP5406889B2 (en) * | 2011-07-01 | 2014-02-05 | キヤノン株式会社 | Imaging apparatus and control method thereof |
DE102011081405B4 (en) * | 2011-08-23 | 2016-09-29 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Image sensor, imaging device and method for an image sensor |
JP5646421B2 (en) * | 2011-09-22 | 2014-12-24 | 株式会社東芝 | Solid-state imaging device and solid-state imaging system |
US10297630B2 (en) * | 2012-06-18 | 2019-05-21 | Forza Silicon Corporation | Pinned charge transimpedance amplifier |
US20140246561A1 (en) * | 2013-03-04 | 2014-09-04 | Omnivision Technologies, Inc. | High dynamic range pixel having a plurality of photodiodes with a single implant |
US9412782B2 (en) * | 2013-07-08 | 2016-08-09 | BAE Systems Imaging Solutions Inc. | Imaging array with improved dynamic range utilizing parasitic photodiodes within floating diffusion nodes of pixels |
US9578223B2 (en) * | 2013-08-21 | 2017-02-21 | Qualcomm Incorporated | System and method for capturing images with multiple image sensing elements |
US10134788B2 (en) | 2013-09-17 | 2018-11-20 | Omnivision Technologies, Inc. | Dual VPIN HDR image sensor pixel |
US9654710B2 (en) | 2013-12-10 | 2017-05-16 | Gvbb Holdings S.A.R.L. | Photodiode limiter |
US9491442B2 (en) * | 2014-04-28 | 2016-11-08 | Samsung Electronics Co., Ltd. | Image processing device and mobile computing device having the same |
GB2525625B (en) | 2014-04-29 | 2017-05-31 | Isdi Ltd | Device and method |
KR102356706B1 (en) * | 2015-07-07 | 2022-01-27 | 삼성전자주식회사 | Image Sensor Having Wide Dynamic Range, Pixel Circuit Of Image Sensor and Operating Method Thereof |
US9654712B2 (en) * | 2015-10-07 | 2017-05-16 | Semiconductor Components Industries, Llc | Pixels with a global shutter and high dynamic range |
KR102515664B1 (en) | 2016-03-08 | 2023-03-29 | 삼성전자주식회사 | An image sensor having led flicker mitigation, and an image processing system including the image sensor |
JP2017163010A (en) * | 2016-03-10 | 2017-09-14 | ソニー株式会社 | Imaging device and electronic apparatus |
KR102551141B1 (en) | 2016-03-31 | 2023-07-03 | 삼성전자주식회사 | Image sensor and electronic device including the same |
US10687003B2 (en) * | 2016-08-04 | 2020-06-16 | Omnivision Technologies, Inc. | Linear-logarithmic image sensor |
WO2018066454A1 (en) * | 2016-10-04 | 2018-04-12 | 富士フイルム株式会社 | Imaging device, imaging method, and program |
US9894296B1 (en) * | 2016-10-25 | 2018-02-13 | Sony Corporation | Image sensor having combined responses from linear and logarithmic pixel circuits |
US10411063B2 (en) * | 2017-06-20 | 2019-09-10 | Omnivision Technologies, Inc. | Single-exposure high dynamic range sensor |
US10404928B2 (en) * | 2017-07-06 | 2019-09-03 | Himax Imaging Limited | Image sensor and a method of operating the same |
US10545224B2 (en) * | 2017-12-06 | 2020-01-28 | Samsung Electronics Co., Ltd. | Time-resolving sensor using SPAD + PPD or capacitors in pixel for range measurement |
US11658193B2 (en) | 2018-01-23 | 2023-05-23 | Samsung Electronics Co., Ltd. | Image sensor |
KR20190089694A (en) * | 2018-01-23 | 2019-07-31 | 삼성전자주식회사 | Image sensor |
US10714517B2 (en) * | 2018-01-23 | 2020-07-14 | Samsung Electronics Co., Ltd. | Image sensor |
JP7242262B2 (en) * | 2018-11-14 | 2023-03-20 | キヤノン株式会社 | Photoelectric conversion device and imaging system |
CN110896082A (en) * | 2019-05-28 | 2020-03-20 | 思特威(上海)电子科技有限公司 | Image sensor with novel layout |
US11343454B2 (en) * | 2019-08-16 | 2022-05-24 | Semiconductor Components Industries, Llc | Imaging systems and methods for performing pixel binning and variable integration for analog domain regional feature extraction |
US11362121B2 (en) * | 2020-01-28 | 2022-06-14 | Omnivision Technologies, Inc. | Light attenuation layer fabrication method and structure for image sensor |
US11343439B2 (en) | 2020-01-30 | 2022-05-24 | Semiconductor Components Industries, Llc | High dynamic range imaging pixels with multiple photodiodes |
CN112420759B (en) * | 2020-11-10 | 2023-11-17 | 大连理工大学 | Complementary Metal Oxide Semiconductor (CMOS) image sensor pixel structure based on bionic vision |
CN115308756A (en) * | 2021-05-07 | 2022-11-08 | 宁波飞芯电子科技有限公司 | Pixel circuit, image sensor and detection device |
Citations (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5714753A (en) * | 1995-11-29 | 1998-02-03 | Samsung Electronics Co., Ltd. | Solid state imaging device |
US5789737A (en) * | 1997-01-22 | 1998-08-04 | Xerox Corporation | High dynamic range segmented pixel sensor array |
US5955753A (en) * | 1995-08-02 | 1999-09-21 | Canon Kabushiki Kaisha | Solid-state image pickup apparatus and image pickup apparatus |
US6008486A (en) * | 1997-12-31 | 1999-12-28 | Gentex Corporation | Wide dynamic range optical sensor |
US6107655A (en) * | 1997-08-15 | 2000-08-22 | Eastman Kodak Company | Active pixel image sensor with shared amplifier read-out |
US6115065A (en) * | 1995-11-07 | 2000-09-05 | California Institute Of Technology | Image sensor producing at least two integration times from each sensing pixel |
US6160281A (en) * | 1997-02-28 | 2000-12-12 | Eastman Kodak Company | Active pixel sensor with inter-pixel function sharing |
US6166768A (en) * | 1994-01-28 | 2000-12-26 | California Institute Of Technology | Active pixel sensor array with simple floating gate pixels |
US6211915B1 (en) * | 1996-02-09 | 2001-04-03 | Sony Corporation | Solid-state imaging device operable in wide dynamic range |
US6218691B1 (en) * | 1998-06-30 | 2001-04-17 | Hyundai Electronics Industries Co., Ltd. | Image sensor with improved dynamic range by applying negative voltage to unit pixel |
US6218656B1 (en) * | 1998-12-30 | 2001-04-17 | Eastman Kodak Company | Photodiode active pixel sensor with shared reset signal row select |
US6221915B1 (en) * | 1999-02-05 | 2001-04-24 | Mccleane Gary | Pharmaceutical compositions |
US6236434B1 (en) * | 1996-10-30 | 2001-05-22 | Fuji Photo Film Co., Ltd. | Solid state image pickup device |
US6239456B1 (en) * | 1998-08-19 | 2001-05-29 | Photobit Corporation | Lock in pinned photodiode photodetector |
US6246043B1 (en) * | 1998-09-22 | 2001-06-12 | Foveon, Inc. | Method and apparatus for biasing a CMOS active pixel sensor above the nominal voltage maximums for an IC process |
US6344877B1 (en) * | 1997-06-12 | 2002-02-05 | International Business Machines Corporation | Image sensor with dummy pixel or dummy pixel array |
US6407440B1 (en) * | 2000-02-25 | 2002-06-18 | Micron Technology Inc. | Pixel cell with high storage capacitance for a CMOS imager |
US20020085105A1 (en) * | 1998-06-02 | 2002-07-04 | Il-Young Sohn | CMOS active pixel sensor |
US20020090748A1 (en) * | 2000-03-17 | 2002-07-11 | Taiwan Semiconductor Manufacturing Company | Pinned photodiode structure in a 3T active pixel sensor |
US20020102012A1 (en) * | 2001-02-01 | 2002-08-01 | KELLER Scott | Image transmitting system, image transmitting method and storage medium |
US20020113887A1 (en) * | 2001-02-16 | 2002-08-22 | Iimura Russell M. | CMOS image sensor with extended dynamic range |
US20020140832A1 (en) * | 2001-03-29 | 2002-10-03 | Eastman Kodak Company | Optimization of CCD microlens size for color balancing |
US6606121B1 (en) * | 1996-09-27 | 2003-08-12 | Boehm Markus | Local auto-adaptive optic sensor |
US6657665B1 (en) * | 1998-12-31 | 2003-12-02 | Eastman Kodak Company | Active Pixel Sensor with wired floating diffusions and shared amplifier |
US6665010B1 (en) * | 1998-07-21 | 2003-12-16 | Intel Corporation | Controlling integration times of pixel sensors |
US6731335B1 (en) * | 1998-05-08 | 2004-05-04 | Hyundai Electronics Industries Co., Ltd. | CMOS image sensor having common outputting transistors and method for driving the same |
US6809768B1 (en) * | 2000-02-14 | 2004-10-26 | Foveon, Inc. | Double slope pixel sensor and array |
US6831692B1 (en) * | 1998-10-12 | 2004-12-14 | Fuji Photo Film Co., Ltd. | Solid-state image pickup apparatus capable of outputting high definition image signals with photosensitive cells different in sensitivity and signal reading method |
US20050045980A1 (en) * | 2003-09-03 | 2005-03-03 | Eastman Kodak Company | Image sensor and image capture system with extended dynamic range |
US6943831B2 (en) * | 2001-01-24 | 2005-09-13 | Eastman Kodak Company | Method and apparatus to extend the effective dynamic range of an image sensing device and use residual images |
US6972794B1 (en) * | 1999-06-15 | 2005-12-06 | Micron Technology, Inc. | Dual sensitivity image sensor |
US7088388B2 (en) * | 2001-02-08 | 2006-08-08 | Eastman Kodak Company | Method and apparatus for calibrating a sensor for highlights and for processing highlights |
US7133073B1 (en) * | 1999-08-19 | 2006-11-07 | Dialog Imaging Systems Gmbh | Method and apparatus for color interpolation |
US7154546B1 (en) * | 2000-08-07 | 2006-12-26 | Micron Technology, Inc. | Pixel optimization for color |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US90748A (en) * | 1869-06-01 | Improvement in fans | ||
US105012A (en) * | 1870-07-05 | Improvement in apparatus for generating and burning gas | ||
US96733A (en) * | 1869-11-09 | Improvement in sulky-cultivators | ||
US85105A (en) * | 1868-12-22 | Improvement in steamt-eng-ine slide-valves | ||
US113887A (en) * | 1871-04-18 | Improvement in hand seed-sowers | ||
BE1010487A6 (en) * | 1996-06-11 | 1998-10-06 | Unilin Beheer Bv | FLOOR COATING CONSISTING OF HARD FLOOR PANELS AND METHOD FOR MANUFACTURING SUCH FLOOR PANELS. |
US6552323B2 (en) | 2000-12-06 | 2003-04-22 | Eastman Kodak Company | Image sensor with a shared output signal line |
CA2350416A1 (en) | 2000-12-20 | 2002-06-20 | Symagery Microsystems Inc. | Image sensor with correlated double sampling technique using switched-capacitor technology |
-
2002
- 2002-11-15 US US10/294,686 patent/US7489352B2/en active Active
-
2008
- 2008-12-31 US US12/347,618 patent/US20090180015A1/en not_active Abandoned
Patent Citations (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6166768A (en) * | 1994-01-28 | 2000-12-26 | California Institute Of Technology | Active pixel sensor array with simple floating gate pixels |
US5955753A (en) * | 1995-08-02 | 1999-09-21 | Canon Kabushiki Kaisha | Solid-state image pickup apparatus and image pickup apparatus |
US6115065A (en) * | 1995-11-07 | 2000-09-05 | California Institute Of Technology | Image sensor producing at least two integration times from each sensing pixel |
US5714753A (en) * | 1995-11-29 | 1998-02-03 | Samsung Electronics Co., Ltd. | Solid state imaging device |
US6211915B1 (en) * | 1996-02-09 | 2001-04-03 | Sony Corporation | Solid-state imaging device operable in wide dynamic range |
US6606121B1 (en) * | 1996-09-27 | 2003-08-12 | Boehm Markus | Local auto-adaptive optic sensor |
US6236434B1 (en) * | 1996-10-30 | 2001-05-22 | Fuji Photo Film Co., Ltd. | Solid state image pickup device |
US5789737A (en) * | 1997-01-22 | 1998-08-04 | Xerox Corporation | High dynamic range segmented pixel sensor array |
US6160281A (en) * | 1997-02-28 | 2000-12-12 | Eastman Kodak Company | Active pixel sensor with inter-pixel function sharing |
US6423994B1 (en) * | 1997-02-28 | 2002-07-23 | Eastman Kodak Company | Active pixel sensor with inter-pixel function sharing |
US6344877B1 (en) * | 1997-06-12 | 2002-02-05 | International Business Machines Corporation | Image sensor with dummy pixel or dummy pixel array |
US6107655A (en) * | 1997-08-15 | 2000-08-22 | Eastman Kodak Company | Active pixel image sensor with shared amplifier read-out |
US6352869B1 (en) * | 1997-08-15 | 2002-03-05 | Eastman Kodak Company | Active pixel image sensor with shared amplifier read-out |
US6008486A (en) * | 1997-12-31 | 1999-12-28 | Gentex Corporation | Wide dynamic range optical sensor |
US6731335B1 (en) * | 1998-05-08 | 2004-05-04 | Hyundai Electronics Industries Co., Ltd. | CMOS image sensor having common outputting transistors and method for driving the same |
US20020085105A1 (en) * | 1998-06-02 | 2002-07-04 | Il-Young Sohn | CMOS active pixel sensor |
US6218691B1 (en) * | 1998-06-30 | 2001-04-17 | Hyundai Electronics Industries Co., Ltd. | Image sensor with improved dynamic range by applying negative voltage to unit pixel |
US6665010B1 (en) * | 1998-07-21 | 2003-12-16 | Intel Corporation | Controlling integration times of pixel sensors |
US6239456B1 (en) * | 1998-08-19 | 2001-05-29 | Photobit Corporation | Lock in pinned photodiode photodetector |
US6246043B1 (en) * | 1998-09-22 | 2001-06-12 | Foveon, Inc. | Method and apparatus for biasing a CMOS active pixel sensor above the nominal voltage maximums for an IC process |
US6831692B1 (en) * | 1998-10-12 | 2004-12-14 | Fuji Photo Film Co., Ltd. | Solid-state image pickup apparatus capable of outputting high definition image signals with photosensitive cells different in sensitivity and signal reading method |
US6218656B1 (en) * | 1998-12-30 | 2001-04-17 | Eastman Kodak Company | Photodiode active pixel sensor with shared reset signal row select |
US6657665B1 (en) * | 1998-12-31 | 2003-12-02 | Eastman Kodak Company | Active Pixel Sensor with wired floating diffusions and shared amplifier |
US6221915B1 (en) * | 1999-02-05 | 2001-04-24 | Mccleane Gary | Pharmaceutical compositions |
US6972794B1 (en) * | 1999-06-15 | 2005-12-06 | Micron Technology, Inc. | Dual sensitivity image sensor |
US7133073B1 (en) * | 1999-08-19 | 2006-11-07 | Dialog Imaging Systems Gmbh | Method and apparatus for color interpolation |
US6809768B1 (en) * | 2000-02-14 | 2004-10-26 | Foveon, Inc. | Double slope pixel sensor and array |
US6407440B1 (en) * | 2000-02-25 | 2002-06-18 | Micron Technology Inc. | Pixel cell with high storage capacitance for a CMOS imager |
US20020096733A1 (en) * | 2000-02-25 | 2002-07-25 | Rhodes Howard E. | Pixel cell with high storage capacitance for a CMOS imager |
US20020090748A1 (en) * | 2000-03-17 | 2002-07-11 | Taiwan Semiconductor Manufacturing Company | Pinned photodiode structure in a 3T active pixel sensor |
US7154546B1 (en) * | 2000-08-07 | 2006-12-26 | Micron Technology, Inc. | Pixel optimization for color |
US6943831B2 (en) * | 2001-01-24 | 2005-09-13 | Eastman Kodak Company | Method and apparatus to extend the effective dynamic range of an image sensing device and use residual images |
US20020102012A1 (en) * | 2001-02-01 | 2002-08-01 | KELLER Scott | Image transmitting system, image transmitting method and storage medium |
US7088388B2 (en) * | 2001-02-08 | 2006-08-08 | Eastman Kodak Company | Method and apparatus for calibrating a sensor for highlights and for processing highlights |
US20020113887A1 (en) * | 2001-02-16 | 2002-08-22 | Iimura Russell M. | CMOS image sensor with extended dynamic range |
US20020140832A1 (en) * | 2001-03-29 | 2002-10-03 | Eastman Kodak Company | Optimization of CCD microlens size for color balancing |
US20050045980A1 (en) * | 2003-09-03 | 2005-03-03 | Eastman Kodak Company | Image sensor and image capture system with extended dynamic range |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110074995A1 (en) * | 2009-09-30 | 2011-03-31 | Noble Peak Vision Corp. | Methods and apparatus for imaging systems |
US8648948B2 (en) * | 2009-09-30 | 2014-02-11 | Infrared Newco, Inc. | Imaging systems with multiple imaging pixel types and related methods |
US20130120624A1 (en) * | 2011-11-14 | 2013-05-16 | Canon Kabushiki Kaisha | Method for driving image pickup apparatus |
US8773560B2 (en) * | 2011-11-14 | 2014-07-08 | Canon Kabushiki Kaisha | Method for driving image pickup apparatus |
US20140253771A1 (en) * | 2011-11-14 | 2014-09-11 | Canon Kabushiki Kaisha | Method for driving image pickup apparatus |
US8928791B2 (en) * | 2011-11-14 | 2015-01-06 | Canon Kabushiki Kaisha | Method for driving image pickup apparatus |
US9041838B2 (en) | 2012-02-14 | 2015-05-26 | Gentex Corporation | High dynamic range imager system |
CN107026961A (en) * | 2016-01-29 | 2017-08-08 | 松下知识产权经营株式会社 | Camera device |
US20190267423A1 (en) * | 2018-02-28 | 2019-08-29 | Samsung Electronics Co., Ltd. | Image Sensor Chips Having Sub-Chips |
US10763294B2 (en) * | 2018-02-28 | 2020-09-01 | Samsung Electronics Co., Ltd. | Image sensor chips having sub-chips |
WO2023107302A1 (en) * | 2021-12-06 | 2023-06-15 | ams Sensors USA Inc. | Pixel arrangement, pixel matrix, image sensor and method of operating a pixel arrangement |
TWI826292B (en) * | 2022-05-13 | 2023-12-11 | 大陸商廣州印芯半導體技術有限公司 | Image sensor and image sensing method |
Also Published As
Publication number | Publication date |
---|---|
US7489352B2 (en) | 2009-02-10 |
US20040096124A1 (en) | 2004-05-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7489352B2 (en) | Wide dynamic range pinned photodiode active pixel sensor (APS) | |
US11595600B2 (en) | Method, apparatus and system providing a storage gate pixel with high dynamic range | |
US6624850B1 (en) | Photogate active pixel sensor with high fill factor and correlated double sampling | |
US8482642B2 (en) | Dual pinned diode pixel with shutter | |
US6218656B1 (en) | Photodiode active pixel sensor with shared reset signal row select | |
US7986363B2 (en) | High dynamic range imager with a rolling shutter | |
US5898168A (en) | Image sensor pixel circuit | |
KR100763442B1 (en) | Dual conversion gain imagers | |
US7542085B2 (en) | Image sensor with a capacitive storage node linked to transfer gate | |
US7586487B2 (en) | Solid state imaging apparatus and method for driving the same | |
US7427736B2 (en) | Method and apparatus for providing a rolling double reset timing for global storage in image sensors | |
US6064431A (en) | Photoelectric conversion device | |
US7782383B2 (en) | Noise and parasitic capacitance reduction for 1T pixel CMOS image sensors | |
US6842192B1 (en) | Solid state image pickup device having an amplifier for each vertical signal line and driving method therefor | |
JPH09107507A (en) | Activepixel image sensor device | |
US20170126993A1 (en) | Multi-port image pixels | |
EP1003220A2 (en) | Three transistor active pixel sensor architecture with correlated double sampling | |
US9848148B1 (en) | Methods and apparatus for a multiple storage pixel imaging system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |