US20090050892A1 - Cmos image sensor and method for manufacturing the same - Google Patents
Cmos image sensor and method for manufacturing the same Download PDFInfo
- Publication number
- US20090050892A1 US20090050892A1 US12/262,374 US26237408A US2009050892A1 US 20090050892 A1 US20090050892 A1 US 20090050892A1 US 26237408 A US26237408 A US 26237408A US 2009050892 A1 US2009050892 A1 US 2009050892A1
- Authority
- US
- United States
- Prior art keywords
- insulating layer
- image sensor
- gate electrode
- cmos image
- area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title abstract description 38
- 238000004519 manufacturing process Methods 0.000 title description 9
- 239000000758 substrate Substances 0.000 claims abstract description 48
- 239000004065 semiconductor Substances 0.000 claims abstract description 44
- 238000009792 diffusion process Methods 0.000 claims abstract description 28
- 229920002120 photoresistant polymer Polymers 0.000 description 27
- 238000002955 isolation Methods 0.000 description 16
- 239000002019 doping agent Substances 0.000 description 8
- 238000011161 development Methods 0.000 description 7
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 6
- UPSOBXZLFLJAKK-UHFFFAOYSA-N ozone;tetraethyl silicate Chemical compound [O-][O+]=O.CCO[Si](OCC)(OCC)OCC UPSOBXZLFLJAKK-UHFFFAOYSA-N 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 150000004767 nitrides Chemical class 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 238000012546 transfer Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 206010034972 Photosensitivity reaction Diseases 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000036211 photosensitivity Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14603—Special geometry or disposition of pixel-elements, address-lines or gate-electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1462—Coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14689—MOS based technologies
Definitions
- the present invention relates to a complementary metal oxide semiconductor (CMOS) image sensor.
- CMOS complementary metal oxide semiconductor
- an image sensor is a semiconductor device for converting optical images into electric signals, and is mainly classified as a charge coupled device (CCD) or a CMOS image sensor.
- CCD charge coupled device
- CMOS image sensor a CMOS image sensor
- the CCD has a plurality of photodiodes (PDs), which are arranged in the form of a matrix in order to convert optical signals into electric signals.
- the CCD includes a plurality of vertical charge coupled devices (VCCDs) provided between photodiodes and vertically arranged in the matrix so as to transmit electrical charges in the vertical direction when the electrical charges are generated from each photodiode.
- the CCD also includes a plurality of horizontal charge coupled devices (HCCDs) for transmitting the electrical charges that have been transmitted from the VCCDs in the horizontal direction, and a sense amplifier for outputting electric signals by sensing the electrical charges being transmitted in the horizontal direction.
- HCCDs horizontal charge coupled devices
- the CCD has various disadvantages, such as a complicated drive mode and high power consumption. Also, the CCD requires multi-step photo processes, so the manufacturing process for the CCD is complicated.
- the CCD is not suitable for compact-size products.
- the CMOS image sensor is spotlighted as a next-generation image sensor capable of solving the problems of the CCD.
- the CMOS image sensor is a device employing a switching mode to sequentially detect an output of each unit pixel by means of MOS transistors, in which the MOS transistors are formed on a semiconductor substrate corresponding to the unit pixels through a CMOS technology and using peripheral devices, such as a controller and a signal processor.
- the CMOS image sensor includes a photodiode and a MOS transistor in each unit pixel, and sequentially detects the electric signals of each unit pixel in a switching mode to realize images.
- the CMOS image sensor makes use of CMOS technology, the CMOS image sensor has advantages such as low power consumption and a simple manufacturing process with a relatively smaller number of photo processing steps.
- CMOS image sensor allows the product to have a compact size, because the controller, the signal processor, and the A/D converter can be integrated onto a single chip.
- CMOS image sensors have been extensively used in various applications, such as digital still cameras and digital video cameras.
- the CMOS image sensors are classified as 3T-type, 4T-type and 5T-type CMOS image sensors according to the number of transistors formed in a unit pixel.
- the 3T-type CMOS image sensor includes one photodiode and three transistors
- the 4T-type CMOS image sensor includes one photodiode and four transistors.
- the layout for a conventional unit pixel of the 4T-type CMOS image sensor is as follows:
- FIG. 1 is an equivalent circuit diagram illustrating a 4T-type CMOS image sensor according to a related art
- FIG. 2 is a layout view showing a unit pixel of the 4T-type CMOS image sensor according to the related art.
- a unit pixel 100 of the CMOS image sensor includes a photodiode 10 , which is an optoelectronic device, and four transistors.
- the four transistors include a transfer transistor 20 , a reset transistor 30 , a drive transistor 40 , and a select transistor 50 .
- a load transistor 60 is electrically connected to an output terminal OUT of each unit pixel 100 .
- Reference characters FD, Tx, Rx, Dx, and Sx represent a floating diffusion area, the gate voltage of the transfer transistor 20 , the gate voltage of the reset transistor 30 , the gate voltage of the drive transistor, and the gate voltage of the select transistor, respectively.
- the unit pixel of the CMOS image sensor has an active area defined thereon and an isolation layer formed on a predetermined area of the unit pixel except for the active area.
- the photodiode PD is formed on a wider region of the active area, and gate electrodes 23 , 33 , 43 and 53 of the four transistors are formed overlapping the remaining regions of the active area.
- the first gate electrode 23 corresponds to the transfer transistor 20
- the second gate electrode 33 corresponds to the reset transistor 30
- the third gate electrode 43 corresponds to the drive transistor 40
- the fourth gate electrode 53 corresponds to the select transistor 50 .
- Dopants are implanted into the active area of each transistor except for lower portions of the gate electrodes 23 , 33 , 43 and 53 , so that source/drain (S/D) areas of the transistors are formed.
- FIGS. 3A to 3E are sectional views taken along line I-I′ of FIG. 2 to illustrate the procedure for fabricating a CMOS image sensor according to the related art.
- an epitaxial process is performed relative to a high-density P ++ semiconductor substrate 61 , thereby forming a low-density P ⁇ epitaxial layer 62 .
- an isolation layer 63 is formed on the isolation area through an STI (shallow trench isolation) process or a LOCOS process.
- a gate insulating layer 64 and a conductive layer 65 a are sequentially deposited on the entire surface of the epitaxial layer 62 formed with the isolation layer 63 .
- a first photoresist film 66 is coated on the conductive layer 65 a , and then the first photoresist film 66 is patterned by an exposure and development process to define a gate area.
- the conductive layer 65 a and the gate insulating layer 64 are selectively removed using the patterned first photoresist film 66 as a mask, thereby forming a gate electrode 65 .
- the first photoresist film 66 is removed, and a second photoresist film 67 is coated on the entire surface of the semiconductor substrate 61 including the gate electrode. Then, the second photoresist film 67 is selectively patterned by an exposure and development process, to expose the photodiode area.
- low-density n-type dopants are implanted into the exposed photodiode area, thereby forming the low-density n-type diffusion area 68 .
- the low-density n-type diffusion area 68 is deeply formed by using a high energy implant to improve the sensitivity of the image sensor.
- the low-density n-type diffusion area 68 is a source area of the reset transistor (Rx shown in FIGS. 1 and 2 ).
- the second photoresist film 67 is completely removed, and a silicon nitride (SiN) layer is formed on the entire surface of the semiconductor substrate 61 including the gate electrode 65 .
- An etch-back process is performed relative to the entire surface of the semiconductor substrate 61 , to form insulating layer sidewalls 69 at both sides of the gate electrode 65 .
- a third photoresist film 70 is coated on the entire surface of the semiconductor substrate 61 , and selectively patterned by an exposure and development process to define a source/drain area.
- high-density n+ type dopants are implanted into the exposed source/drain area using the patterned third photoresist film 70 as a mask, thereby forming a high-density n+ type diffusion area 71 .
- the third photoresist film 70 is removed and a heat-treatment process (for example, a rapid thermal process) is performed with respect to the semiconductor substrate 61 , thereby diffusing dopants in the n type diffusion area 68 and the n+ type diffusion area 71 .
- a heat-treatment process for example, a rapid thermal process
- the gate electrode and the insulating layer sidewall damage occurs on the surface of the semiconductor substrate.
- the insulating layer sidewall is made from a silicon nitride layer, the surface of the semiconductor substrate is subject to stress due to silicon nitride, so that leakage current is generated, degrading the performance of the image sensor.
- an object of embodiments of the present invention is to provide a CMOS image sensor and a method of fabricating the same, capable of minimizing or preventing damage from occurring in the semiconductor substrate when forming a gate electrode and an insulating layer sidewall.
- the present invention provides a CMOS image sensor including a gate electrode formed on an active area of a first conductive type semiconductor substrate, on which a photodiode area and a transistor area are defined, a low-density second conductive type diffusion area formed on the photodiode area at a first side of the gate electrode, a high-density second conductive type diffusion area formed on the transistor area at a second side of the gate electrode, an insulating layer formed on the semiconductor substrate at both sides of the gate electrode with a thickness less than a thickness of the gate electrode but larger than a thickness of a gate insulating layer, and insulating layer sidewalls formed on the insulating layer at both sides of the gate electrode.
- the present invention also provides a method of fabricating a CMOS image sensor, the method of comprising: forming an insulating layer on a first conductive type semiconductor substrate, on which a photodiode area and a transistor area are defined; defining a gate area by selectively removing the insulating layer such that a predetermined portion of a surface of the semiconductor substrate is exposed; forming a gate insulating layer on the surface of the exposed semiconductor substrate; forming a conductive layer on an entire surface of the semiconductor substrate and planarizing the conductive layer by adopting a top surface of the insulating layer as an end point, thereby forming a gate electrode on the gate insulating layer; reducing a thickness of the insulating layer at both sides of the gate electrode; forming an insulating layer sidewall on the insulating layer at both sides of the gate electrode; forming a low-density second conductive type diffusion area on the photodiode area at a first side of the gate electrode; and forming a high-density
- FIG. 1 is an equivalent circuit diagram illustrating a 4T-type CMOS image sensor according to a related art.
- FIG. 2 is a layout view showing a unit pixel of the 4T-type CMOS image sensor according to the related art.
- FIGS. 3A to 3E are sectional views taken along line I-I′ of FIG. 2 to illustrate the procedure for fabricating a CMOS image sensor according to the related art.
- FIG. 4 is a sectional view illustrating the structure of a CMOS image sensor according to an embodiment of the present invention.
- FIGS. 5A to 5H are sectional views taken along line I-I′ of FIG. 2 to illustrate a procedure for fabricating a CMOS image sensor according to an embodiment of the present invention.
- CMOS image sensor and a method of fabricating the same according to the preferred embodiments of present invention will be described with reference to the accompanying drawings.
- FIG. 4 is a sectional view illustrating the structure of a CMOS image sensor according to an embodiment of the present invention.
- the CMOS image sensor can include a p ⁇ type epitaxial layer 102 formed on a p++type conductive semiconductor substrate 101 , on which a photodiode area and a transistor area are defined; an isolation layer 103 formed on a field area to define an active area of the semiconductor substrate 101 ; a gate electrode 107 formed on the active area of the semiconductor substrate 101 with a gate insulating layer 106 interposed therebetween; a low-density n ⁇ type diffusion area 109 formed in the photodiode area at one side of the gate electrode 107 ; a high-density n+ type diffusion area 112 formed in the transistor area at the other side of the gate electrode 107 ; an insulating layer 104 formed on the semiconductor substrate 101 at both sides of the gate electrode 107 with a thickness less than that of the gate electrode;, and an insulating layer sidewall 10 including an oxide layer being formed on the insulating layer 104 at both lateral sides of the gate electrode 107 .
- FIGS. 5A to 5H are sectional views taken along line I-I′ of FIG. 2 to illustrate a procedure for fabricating a CMOS image sensor according to an embodiment of the present invention.
- an epitaxial process can be performed with respect to the semiconductor substrate 101 to form a low-density first conductive (p ⁇ type) epitaxial layer 102 on the semiconductor substrate 101 .
- the semiconductor substrate 101 can be formed of a first conductive type (p++ type) single-crystalline silicon.
- the epitaxial layer 102 provides a wide and deep depletion region for the photodiode.
- the performance of a low-voltage photodiode, that collects photo charges, may increase and the photo sensitivity may be improved.
- the p type epitaxial layer can be formed on an n type substrate.
- an isolation layer 103 can be formed on the semiconductor substrate 101 having the epitaxial layer for providing device isolation.
- the process for forming the isolation layer 103 can be as follows:
- a pad oxide layer, a pad nitride layer and a TEOS (tetra ethyl ortho silicate) oxide layer are sequentially formed on a semiconductor substrate. Then, a photoresist film is formed on the TEOS oxide layer.
- the photoresist film is subject to an exposure and development process using a mask that defines an active area and an isolation area, thereby patterning the photoresist film. At this time, the photoresist film formed on the isolation area is removed.
- the pad oxide layer, the pad nitride layer and the TEOS oxide layer on the isolation area are selectively removed using the patterned photoresist film as a mask.
- the isolation area of the semiconductor substrate is etched to a predetermined depth using the patterned pad oxide layer, pad nitride layer and TEOS oxide layer as an etch mask, thereby forming a trench. After that, the photoresist film is completely removed.
- a sacrificial oxide layer is shallowly formed on the entire surface of the substrate having the trench, and an O 3 TEOS layer is formed on the substrate in such a manner that the trench is filled with the O 3 TEOS layer.
- the O 3 TEOS layer can be formed under the temperature condition of about 1000° C. or above.
- the O 3 TEOS layer is removed by performing a CMP (chemical mechanical polishing) process such that the O 3 TEOS layer may remain only in the trench area, thereby forming the isolation layer 103 in the trench. Then, the pad oxide layer, the pad nitride layer and the TEOS layer are removed.
- CMP chemical mechanical polishing
- an insulating layer 104 can be formed on the entire surface of the epitaxial layer 102 having the isolation layer 103 , and a first photoresist film 105 can be coated on the insulating layer 105 .
- the first photoresist film 105 can be selectively patterned by exposure and development processes to define a gate area.
- the insulating layer 104 can be selectively removed using the patterned first photoresist film 105 as a mask, thereby exposing the gate area.
- the first photoresist layer 105 can be removed and agate insulating layer 106 can be formed on the surface of the semiconductor substrate. Then, a conductive layer 107 a (for example, a high-density multi-crystalline silicon layer) can be formed on the entire surface of the semiconductor substrate 101 including the gate insulating layer 106 .
- a conductive layer 107 a for example, a high-density multi-crystalline silicon layer
- the gate insulating layer 106 can be formed through a thermal oxidation process or a CVD (chemical vapor deposition) process.
- a CMP process can be performed with respect to the entire surface of the semiconductor substrate 101 to form the gate electrode 107 on the gate insulating layer 106 situated between the insulating layers 104 .
- the top surface of the insulating layer 104 serves as an end point of the CMP process.
- the gate electrode 107 can be the gate electrode of the transfer transistor.
- an etch-back process or a separate etching process can be performed using the gate electrode 107 as an etch mask to remove a predetermined thickness of the insulating layer 104 from the surface of the insulating layer 104 .
- the thickness of the remaining insulating layer 104 can be about 50 % of the thickness of the gate electrode 107 .
- a second photoresist film 108 can be coated on the entire surface of the semiconductor substrate 101 including the gate electrode 107 .
- the second photoresist film 108 can be selectively patterned by exposure and development processes such that each photodiode area can be exposed.
- low-density second conductive type (n ⁇ type) dopants can be implanted into the exposed photodiode area through the insulating layer 104 using the patterned second photoresist film 108 as a mask, thereby forming the low-density n ⁇ type diffusion area 109 .
- the second photoresist film 108 can be completely removed and an oxide layer can be formed on the entire surface of the semiconductor substrate 101 .
- An etch-back process can be performed relative to the entire surface of the semiconductor substrate 101 to form insulating layer sidewalls 1 10 at both sides of the gate electrode 107 .
- a third photoresist film 111 can be coated on the entire surface of the semiconductor substrate 101 , and patterned by exposure and development processes to expose the source/drain area of each transistor.
- high-density n+ type dopants can be implanted into the exposed source/drain area using the patterned third photoresist film 111 as a mask, thereby forming a high-density n+ type diffusion area 112 (floating diffusion area) on the surface of the semiconductor substrate 101 .
- the high-density n+ dopants can include As ions and a dose of about 4 ⁇ 10 15 /cm ⁇ 2 can be implanted with ion implantation energy of about 80 keV.
- the third photoresist film 111 can be removed and a heat-treatment process (for example, rapid thermal process) can be performed with respect to the semiconductor substrate 101 to diffuse dopants in the n ⁇ type diffusion area 109 and the n+ type diffusion area 112 .
- a heat-treatment process for example, rapid thermal process
- CMOS image sensor and the fabrication method thereof can have advantages as follows.
- the gate electrode is formed by a CMP process, damage to the substrate to be formed with the photodiode can be reduced, so that dark current can be minimized or prevented at the surface of the photodiode, thereby improving the characteristics of the image sensor.
- the insulating layer sidewall includes oxide, stress applied to the substrate can be reduced, so that the leakage current can be reduced at the surface of the substrate.
- the insulating layer remains on the photodiode with a relatively thick thickness, it is possible to omit the process of depositing an anti-salicide layer, so that the manufacturing process can be simplified.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Solid State Image Pick-Up Elements (AREA)
Abstract
A CMOS image sensor and method for fabricating same are provided. The CMOS image sensor can include a gate electrode formed on an active area of a first conductive type semiconductor substrate, on which a photodiode area and a transistor area are defined; a low-density second conductive type diffusion region formed on the photodiode area at a first side of the gate electrode; a high-density second conductive the diffusion region formed on the transistor area at a second side of the gate electrode; an insulating layer formed on the semiconductor substrate at both sides of the gate electrode with a thickness less than a thickness of the gate electrode, but greater than a thickness of a gate insulating layer; and insulating layer sidewalls formed on the insulating layer at both sides of the gate electrode.
Description
- This application is a divisional of U.S. application Ser. No. 11/615,069, filed Dec. 22, 2006, which claims the benefit of Korean Patent Application No. 10-2005-0132727, filed Dec. 28, 2005, which are incorporated herein by reference in their entirety.
- The present invention relates to a complementary metal oxide semiconductor (CMOS) image sensor.
- In general, an image sensor is a semiconductor device for converting optical images into electric signals, and is mainly classified as a charge coupled device (CCD) or a CMOS image sensor.
- The CCD has a plurality of photodiodes (PDs), which are arranged in the form of a matrix in order to convert optical signals into electric signals. The CCD includes a plurality of vertical charge coupled devices (VCCDs) provided between photodiodes and vertically arranged in the matrix so as to transmit electrical charges in the vertical direction when the electrical charges are generated from each photodiode. The CCD also includes a plurality of horizontal charge coupled devices (HCCDs) for transmitting the electrical charges that have been transmitted from the VCCDs in the horizontal direction, and a sense amplifier for outputting electric signals by sensing the electrical charges being transmitted in the horizontal direction.
- However, the CCD has various disadvantages, such as a complicated drive mode and high power consumption. Also, the CCD requires multi-step photo processes, so the manufacturing process for the CCD is complicated.
- In addition, since it is difficult to integrate a controller, a signal processor, and an analog/digital converter (A/D converter) onto a single chip of the CCD, the CCD is not suitable for compact-size products.
- Recently, the CMOS image sensor is spotlighted as a next-generation image sensor capable of solving the problems of the CCD.
- The CMOS image sensor is a device employing a switching mode to sequentially detect an output of each unit pixel by means of MOS transistors, in which the MOS transistors are formed on a semiconductor substrate corresponding to the unit pixels through a CMOS technology and using peripheral devices, such as a controller and a signal processor.
- That is, the CMOS image sensor includes a photodiode and a MOS transistor in each unit pixel, and sequentially detects the electric signals of each unit pixel in a switching mode to realize images.
- Since the CMOS image sensor makes use of CMOS technology, the CMOS image sensor has advantages such as low power consumption and a simple manufacturing process with a relatively smaller number of photo processing steps.
- In addition, the CMOS image sensor allows the product to have a compact size, because the controller, the signal processor, and the A/D converter can be integrated onto a single chip.
- Therefore, CMOS image sensors have been extensively used in various applications, such as digital still cameras and digital video cameras.
- The CMOS image sensors are classified as 3T-type, 4T-type and 5T-type CMOS image sensors according to the number of transistors formed in a unit pixel. The 3T-type CMOS image sensor includes one photodiode and three transistors, and the 4T-type CMOS image sensor includes one photodiode and four transistors.
- The layout for a conventional unit pixel of the 4T-type CMOS image sensor is as follows:
-
FIG. 1 is an equivalent circuit diagram illustrating a 4T-type CMOS image sensor according to a related art, andFIG. 2 is a layout view showing a unit pixel of the 4T-type CMOS image sensor according to the related art. - As shown in
FIG. 1 , aunit pixel 100 of the CMOS image sensor includes aphotodiode 10, which is an optoelectronic device, and four transistors. - Here, the four transistors include a
transfer transistor 20, areset transistor 30, adrive transistor 40, and aselect transistor 50. In addition, aload transistor 60 is electrically connected to an output terminal OUT of eachunit pixel 100. - Reference characters FD, Tx, Rx, Dx, and Sx represent a floating diffusion area, the gate voltage of the
transfer transistor 20, the gate voltage of thereset transistor 30, the gate voltage of the drive transistor, and the gate voltage of the select transistor, respectively. - As shown in
FIG. 2 , the unit pixel of the CMOS image sensor has an active area defined thereon and an isolation layer formed on a predetermined area of the unit pixel except for the active area. The photodiode PD is formed on a wider region of the active area, andgate electrodes - The
first gate electrode 23 corresponds to thetransfer transistor 20, thesecond gate electrode 33 corresponds to thereset transistor 30, thethird gate electrode 43 corresponds to thedrive transistor 40, and thefourth gate electrode 53 corresponds to theselect transistor 50. - Dopants are implanted into the active area of each transistor except for lower portions of the
gate electrodes -
FIGS. 3A to 3E are sectional views taken along line I-I′ ofFIG. 2 to illustrate the procedure for fabricating a CMOS image sensor according to the related art. - Referring to
FIG. 3A , an epitaxial process is performed relative to a high-density P++ semiconductor substrate 61, thereby forming a low-density P−epitaxial layer 62. - Then, after defining an active area and an isolation area on the
semiconductor substrate 61, anisolation layer 63 is formed on the isolation area through an STI (shallow trench isolation) process or a LOCOS process. - In addition, a
gate insulating layer 64 and a conductive layer 65 a (for example, a high-density multi-crystalline silicon layer) are sequentially deposited on the entire surface of theepitaxial layer 62 formed with theisolation layer 63. - Then, a first
photoresist film 66 is coated on the conductive layer 65 a, and then the firstphotoresist film 66 is patterned by an exposure and development process to define a gate area. - After that, referring to
FIG. 3B , the conductive layer 65 a and thegate insulating layer 64 are selectively removed using the patterned firstphotoresist film 66 as a mask, thereby forming agate electrode 65. - Then, referring to
FIG. 3C , the firstphotoresist film 66 is removed, and a secondphotoresist film 67 is coated on the entire surface of thesemiconductor substrate 61 including the gate electrode. Then, the secondphotoresist film 67 is selectively patterned by an exposure and development process, to expose the photodiode area. - Then, low-density n-type dopants are implanted into the exposed photodiode area, thereby forming the low-density n-
type diffusion area 68. - Here, the low-density n-
type diffusion area 68 is deeply formed by using a high energy implant to improve the sensitivity of the image sensor. - The low-density n-
type diffusion area 68 is a source area of the reset transistor (Rx shown inFIGS. 1 and 2 ). - Then, referring to
FIG. 3D , the secondphotoresist film 67 is completely removed, and a silicon nitride (SiN) layer is formed on the entire surface of thesemiconductor substrate 61 including thegate electrode 65. An etch-back process is performed relative to the entire surface of thesemiconductor substrate 61, to forminsulating layer sidewalls 69 at both sides of thegate electrode 65. - Then, a third
photoresist film 70 is coated on the entire surface of thesemiconductor substrate 61, and selectively patterned by an exposure and development process to define a source/drain area. - Then, high-density n+ type dopants are implanted into the exposed source/drain area using the patterned third
photoresist film 70 as a mask, thereby forming a high-density n+type diffusion area 71. - Then, referring to
FIG. 3E , the thirdphotoresist film 70 is removed and a heat-treatment process (for example, a rapid thermal process) is performed with respect to thesemiconductor substrate 61, thereby diffusing dopants in the ntype diffusion area 68 and the n+type diffusion area 71. - However, the conventional method of fabricating the CMOS image sensor has following problems.
- When the gate is formed by the conventional CMOS fabrication process, damage is caused to the surface of the photodiode during the etching process for patterning the gate, thereby incurring dark current of the photodiode.
- That is, when forming the gate electrode and the insulating layer sidewall, damage occurs on the surface of the semiconductor substrate. In addition, since the insulating layer sidewall is made from a silicon nitride layer, the surface of the semiconductor substrate is subject to stress due to silicon nitride, so that leakage current is generated, degrading the performance of the image sensor.
- Accordingly, an object of embodiments of the present invention is to provide a CMOS image sensor and a method of fabricating the same, capable of minimizing or preventing damage from occurring in the semiconductor substrate when forming a gate electrode and an insulating layer sidewall.
- To achieve the above object, the present invention provides a CMOS image sensor including a gate electrode formed on an active area of a first conductive type semiconductor substrate, on which a photodiode area and a transistor area are defined, a low-density second conductive type diffusion area formed on the photodiode area at a first side of the gate electrode, a high-density second conductive type diffusion area formed on the transistor area at a second side of the gate electrode, an insulating layer formed on the semiconductor substrate at both sides of the gate electrode with a thickness less than a thickness of the gate electrode but larger than a thickness of a gate insulating layer, and insulating layer sidewalls formed on the insulating layer at both sides of the gate electrode.
- The present invention also provides a method of fabricating a CMOS image sensor, the method of comprising: forming an insulating layer on a first conductive type semiconductor substrate, on which a photodiode area and a transistor area are defined; defining a gate area by selectively removing the insulating layer such that a predetermined portion of a surface of the semiconductor substrate is exposed; forming a gate insulating layer on the surface of the exposed semiconductor substrate; forming a conductive layer on an entire surface of the semiconductor substrate and planarizing the conductive layer by adopting a top surface of the insulating layer as an end point, thereby forming a gate electrode on the gate insulating layer; reducing a thickness of the insulating layer at both sides of the gate electrode; forming an insulating layer sidewall on the insulating layer at both sides of the gate electrode; forming a low-density second conductive type diffusion area on the photodiode area at a first side of the gate electrode; and forming a high-density second conductive type diffusion area on the transistor area at a second side of the gate electrode.
-
FIG. 1 is an equivalent circuit diagram illustrating a 4T-type CMOS image sensor according to a related art. -
FIG. 2 is a layout view showing a unit pixel of the 4T-type CMOS image sensor according to the related art. -
FIGS. 3A to 3E are sectional views taken along line I-I′ ofFIG. 2 to illustrate the procedure for fabricating a CMOS image sensor according to the related art. -
FIG. 4 is a sectional view illustrating the structure of a CMOS image sensor according to an embodiment of the present invention. -
FIGS. 5A to 5H are sectional views taken along line I-I′ ofFIG. 2 to illustrate a procedure for fabricating a CMOS image sensor according to an embodiment of the present invention. - Hereinafter, a CMOS image sensor and a method of fabricating the same according to the preferred embodiments of present invention will be described with reference to the accompanying drawings.
-
FIG. 4 is a sectional view illustrating the structure of a CMOS image sensor according to an embodiment of the present invention. - As shown in
FIG. 4 , the CMOS image sensor can include a p−type epitaxial layer 102 formed on a p++typeconductive semiconductor substrate 101, on which a photodiode area and a transistor area are defined; anisolation layer 103 formed on a field area to define an active area of thesemiconductor substrate 101; agate electrode 107 formed on the active area of thesemiconductor substrate 101 with agate insulating layer 106 interposed therebetween; a low-density n−type diffusion area 109 formed in the photodiode area at one side of thegate electrode 107; a high-density n+type diffusion area 112 formed in the transistor area at the other side of thegate electrode 107; an insulatinglayer 104 formed on thesemiconductor substrate 101 at both sides of thegate electrode 107 with a thickness less than that of the gate electrode;, and an insulatinglayer sidewall 10 including an oxide layer being formed on the insulatinglayer 104 at both lateral sides of thegate electrode 107. -
FIGS. 5A to 5H are sectional views taken along line I-I′ ofFIG. 2 to illustrate a procedure for fabricating a CMOS image sensor according to an embodiment of the present invention. - Referring to
FIG. 5A , an epitaxial process can be performed with respect to thesemiconductor substrate 101 to form a low-density first conductive (p− type)epitaxial layer 102 on thesemiconductor substrate 101. Thesemiconductor substrate 101 can be formed of a first conductive type (p++ type) single-crystalline silicon. - The
epitaxial layer 102 provides a wide and deep depletion region for the photodiode. Thus, the performance of a low-voltage photodiode, that collects photo charges, may increase and the photo sensitivity may be improved. - In another embodiment, the p type epitaxial layer can be formed on an n type substrate.
- Then, an
isolation layer 103 can be formed on thesemiconductor substrate 101 having the epitaxial layer for providing device isolation. - Although not shown in the drawings, the process for forming the
isolation layer 103 can be as follows: - First, a pad oxide layer, a pad nitride layer and a TEOS (tetra ethyl ortho silicate) oxide layer are sequentially formed on a semiconductor substrate. Then, a photoresist film is formed on the TEOS oxide layer.
- After that, the photoresist film is subject to an exposure and development process using a mask that defines an active area and an isolation area, thereby patterning the photoresist film. At this time, the photoresist film formed on the isolation area is removed.
- Then, the pad oxide layer, the pad nitride layer and the TEOS oxide layer on the isolation area are selectively removed using the patterned photoresist film as a mask.
- Next, the isolation area of the semiconductor substrate is etched to a predetermined depth using the patterned pad oxide layer, pad nitride layer and TEOS oxide layer as an etch mask, thereby forming a trench. After that, the photoresist film is completely removed.
- Then, a sacrificial oxide layer is shallowly formed on the entire surface of the substrate having the trench, and an O3 TEOS layer is formed on the substrate in such a manner that the trench is filled with the O3 TEOS layer. The O3 TEOS layer can be formed under the temperature condition of about 1000° C. or above.
- After that, the O3 TEOS layer is removed by performing a CMP (chemical mechanical polishing) process such that the O3 TEOS layer may remain only in the trench area, thereby forming the
isolation layer 103 in the trench. Then, the pad oxide layer, the pad nitride layer and the TEOS layer are removed. - Referring again to
FIG. 5A , an insulatinglayer 104 can be formed on the entire surface of theepitaxial layer 102 having theisolation layer 103, and afirst photoresist film 105 can be coated on the insulatinglayer 105. In this state, thefirst photoresist film 105 can be selectively patterned by exposure and development processes to define a gate area. - Then, referring to
FIG. 5B , the insulatinglayer 104 can be selectively removed using the patternedfirst photoresist film 105 as a mask, thereby exposing the gate area. - After that, referring to
FIG. 5C , thefirst photoresist layer 105 can be removed and agate insulatinglayer 106 can be formed on the surface of the semiconductor substrate. Then, aconductive layer 107 a (for example, a high-density multi-crystalline silicon layer) can be formed on the entire surface of thesemiconductor substrate 101 including thegate insulating layer 106. - In one embodiment, the
gate insulating layer 106 can be formed through a thermal oxidation process or a CVD (chemical vapor deposition) process. - Then, referring to
FIG. 5D , a CMP process can be performed with respect to the entire surface of thesemiconductor substrate 101 to form thegate electrode 107 on thegate insulating layer 106 situated between the insulating layers 104. In a specific embodiment, the top surface of the insulatinglayer 104 serves as an end point of the CMP process. - The
gate electrode 107 can be the gate electrode of the transfer transistor. - Referring to
FIG. 5E , an etch-back process or a separate etching process can be performed using thegate electrode 107 as an etch mask to remove a predetermined thickness of the insulatinglayer 104 from the surface of the insulatinglayer 104. - In one embodiment, the thickness of the remaining insulating
layer 104 can be about 50% of the thickness of thegate electrode 107. - Then, referring to
FIG. 5F , asecond photoresist film 108 can be coated on the entire surface of thesemiconductor substrate 101 including thegate electrode 107. Thesecond photoresist film 108 can be selectively patterned by exposure and development processes such that each photodiode area can be exposed. - Then, low-density second conductive type (n− type) dopants can be implanted into the exposed photodiode area through the insulating
layer 104 using the patternedsecond photoresist film 108 as a mask, thereby forming the low-density n−type diffusion area 109. - Then, referring to
FIG. 5G , thesecond photoresist film 108 can be completely removed and an oxide layer can be formed on the entire surface of thesemiconductor substrate 101. An etch-back process can be performed relative to the entire surface of thesemiconductor substrate 101 to form insulating layer sidewalls 1 10 at both sides of thegate electrode 107. - Then, a
third photoresist film 111 can be coated on the entire surface of thesemiconductor substrate 101, and patterned by exposure and development processes to expose the source/drain area of each transistor. - Then, high-density n+ type dopants can be implanted into the exposed source/drain area using the patterned
third photoresist film 111 as a mask, thereby forming a high-density n+ type diffusion area 112 (floating diffusion area) on the surface of thesemiconductor substrate 101. - In a specific embodiment, the high-density n+ dopants can include As ions and a dose of about 4×1015/cm−2 can be implanted with ion implantation energy of about 80 keV.
- After that, referring to
FIG. 5H , thethird photoresist film 111 can be removed and a heat-treatment process (for example, rapid thermal process) can be performed with respect to thesemiconductor substrate 101 to diffuse dopants in the n−type diffusion area 109 and the n+type diffusion area 112. - It will be apparent to those skilled in the art that various modifications and variations can be made in the present invention. Thus, it is intended that the present invention covers the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.
- As described above, the CMOS image sensor and the fabrication method thereof can have advantages as follows.
- First, since the gate electrode is formed by a CMP process, damage to the substrate to be formed with the photodiode can be reduced, so that dark current can be minimized or prevented at the surface of the photodiode, thereby improving the characteristics of the image sensor.
- Second, since the insulating layer sidewall includes oxide, stress applied to the substrate can be reduced, so that the leakage current can be reduced at the surface of the substrate.
- Third, since the insulating layer remains on the photodiode with a relatively thick thickness, it is possible to omit the process of depositing an anti-salicide layer, so that the manufacturing process can be simplified.
- It should be understood that the examples and embodiments described herein are for illustrative purposes only and that various modifications or changes in light thereof will be suggested to persons skilled in the art and are to be included within the spirit and purview of this application.
Claims (9)
1. A CMOS image sensor comprising:
a gate electrode formed on an active area of a first conductive semiconductor substrate, with a gate insulating layer interposed therebetween;
a low-density second conductive diffusion area formed on a photodiode area at a first side of the gate electrode;
a high-density second conductive diffusion area formed on a transistor area at a second side of the gate electrode;
an insulating layer formed on the semiconductor substrate at both sides of the gate electrode, wherein the insulating layer has a thickness less than a thickness of the gate electrode and larger than a thickness of the gate insulating layer; and
insulating layer sidewalls formed on the insulating layer at both sides of the gate electrode.
2. The CMOS image sensor as claimed in claim 1 , wherein the insulating layer has a thickness about 50% of the thickness of the gate electrode.
3. The CMOS image sensor as claimed in claim 1 , wherein the insulating layer sidewall comprises oxide.
4. The CMOS image sensor as claimed in claim 1 , comprising a first conductive epitaxial layer between the first semiconductor substrate and the low-density second conductive diffusion area.
5. The CMOS image sensor as claimed in claim 4 , wherein the first conductive epitaxial layer is formed between the first semiconductor substrate and the a high-density second conductive diffusion area.
6. The CMOS image sensor as claimed in claim 4 , wherein the first conductive epitaxial layer and the low-density second conductive diffusion area form a photodiode.
7. The CMOS image sensor as claimed in claim 6 , wherein the first conductive epitaxial layer and the low-density second conductive diffusion area form a depletion region.
8. The CMOS image sensor as claimed in claim 1 , the insulating layer covers the low-density second conductive diffusion area.
9. The CMOS image sensor as claimed in claim 1 , the insulating layer covers the high-density second conductive diffusion area.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/262,374 US20090050892A1 (en) | 2005-12-28 | 2008-10-31 | Cmos image sensor and method for manufacturing the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2005-0132727 | 2005-12-28 | ||
KR1020050132727A KR100731099B1 (en) | 2005-12-28 | 2005-12-28 | Cmos image sensor and method for manufacturing the same |
US11/615,069 US7459332B2 (en) | 2005-12-28 | 2006-12-22 | CMOS image sensor and method for manufacturing the same |
US12/262,374 US20090050892A1 (en) | 2005-12-28 | 2008-10-31 | Cmos image sensor and method for manufacturing the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/615,069 Division US7459332B2 (en) | 2005-12-28 | 2006-12-22 | CMOS image sensor and method for manufacturing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090050892A1 true US20090050892A1 (en) | 2009-02-26 |
Family
ID=38192624
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/615,069 Expired - Fee Related US7459332B2 (en) | 2005-12-28 | 2006-12-22 | CMOS image sensor and method for manufacturing the same |
US12/262,374 Abandoned US20090050892A1 (en) | 2005-12-28 | 2008-10-31 | Cmos image sensor and method for manufacturing the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/615,069 Expired - Fee Related US7459332B2 (en) | 2005-12-28 | 2006-12-22 | CMOS image sensor and method for manufacturing the same |
Country Status (3)
Country | Link |
---|---|
US (2) | US7459332B2 (en) |
KR (1) | KR100731099B1 (en) |
CN (1) | CN100499149C (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101344684B (en) * | 2007-07-12 | 2011-12-28 | 北京京东方光电科技有限公司 | Substrate of LCD device and manufacturing method thereof |
KR100898452B1 (en) * | 2007-09-27 | 2009-05-21 | 주식회사 동부하이텍 | Image Sensor and Method for Manufacturing thereof |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6514808B1 (en) * | 2001-11-30 | 2003-02-04 | Motorola, Inc. | Transistor having a high K dielectric and short gate length and method therefor |
US6583043B2 (en) * | 2001-07-27 | 2003-06-24 | Motorola, Inc. | Dielectric between metal structures and method therefor |
US6897082B2 (en) * | 2003-06-16 | 2005-05-24 | Micron Technology, Inc. | Method of forming well for CMOS imager |
US20050179090A1 (en) * | 2004-02-16 | 2005-08-18 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for manufacturing the same |
US20060014352A1 (en) * | 2004-01-06 | 2006-01-19 | Rhodes Howard E | Method and apparatus providing CMOS imager device pixel with transistor having lower threshold voltage than other imager device transistors |
US7232712B2 (en) * | 2003-10-28 | 2007-06-19 | Dongbu Electronics Co., Ltd. | CMOS image sensor and method for fabricating the same |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100420119B1 (en) | 2001-05-04 | 2004-03-02 | 삼성전자주식회사 | Semiconductor device having LDD-type source/drain regions and fabrication method thereof |
KR100748315B1 (en) * | 2001-06-28 | 2007-08-09 | 매그나칩 반도체 유한회사 | Fabricating method of image sensor |
KR100872288B1 (en) * | 2002-07-15 | 2008-12-05 | 매그나칩 반도체 유한회사 | Method for forming gate electrode of imase sensor |
KR100461974B1 (en) * | 2002-12-27 | 2004-12-17 | 매그나칩 반도체 유한회사 | Method for fabricating partial silicide in cmos image sensor |
KR20040058697A (en) * | 2002-12-27 | 2004-07-05 | 주식회사 하이닉스반도체 | CMOS image sensor with curing photo diode's surface defects and method for fabricating thereof |
KR20040058692A (en) * | 2002-12-27 | 2004-07-05 | 주식회사 하이닉스반도체 | CMOS image sensor with shield layer protecting surface of photo diode and method for fabricating thereof |
-
2005
- 2005-12-28 KR KR1020050132727A patent/KR100731099B1/en active IP Right Grant
-
2006
- 2006-12-22 US US11/615,069 patent/US7459332B2/en not_active Expired - Fee Related
- 2006-12-25 CN CNB2006101701714A patent/CN100499149C/en not_active Expired - Fee Related
-
2008
- 2008-10-31 US US12/262,374 patent/US20090050892A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6583043B2 (en) * | 2001-07-27 | 2003-06-24 | Motorola, Inc. | Dielectric between metal structures and method therefor |
US6514808B1 (en) * | 2001-11-30 | 2003-02-04 | Motorola, Inc. | Transistor having a high K dielectric and short gate length and method therefor |
US6897082B2 (en) * | 2003-06-16 | 2005-05-24 | Micron Technology, Inc. | Method of forming well for CMOS imager |
US7232712B2 (en) * | 2003-10-28 | 2007-06-19 | Dongbu Electronics Co., Ltd. | CMOS image sensor and method for fabricating the same |
US20060014352A1 (en) * | 2004-01-06 | 2006-01-19 | Rhodes Howard E | Method and apparatus providing CMOS imager device pixel with transistor having lower threshold voltage than other imager device transistors |
US20050179090A1 (en) * | 2004-02-16 | 2005-08-18 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
CN100499149C (en) | 2009-06-10 |
CN1992306A (en) | 2007-07-04 |
US7459332B2 (en) | 2008-12-02 |
US20070145510A1 (en) | 2007-06-28 |
KR100731099B1 (en) | 2007-06-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7675100B2 (en) | CMOS image sensor and method for fabricating the same | |
US7232712B2 (en) | CMOS image sensor and method for fabricating the same | |
US7592196B2 (en) | Method for fabricating a CMOS image sensor | |
US7973342B2 (en) | CMOS image sensor and method for manufacturing the same | |
KR100672729B1 (en) | Method for manufacturing of CMMS image sensor | |
US20060138470A1 (en) | CMOS image sensor and method for fabricating the same | |
US8076702B2 (en) | CMOS image sensor and fabricating method thereof | |
JP2006191100A (en) | Complementary metal oxide semiconductor (cmos) image sensor and manufacturing method therefor | |
US7611918B2 (en) | CMOS image sensor and method for fabricating the same | |
KR100640980B1 (en) | Method for manufacturing of cmos image | |
US7241671B2 (en) | CMOS image sensor and method for fabricating the same | |
US7692225B2 (en) | CMOS image sensor | |
KR100720505B1 (en) | CMOS image sensor and method for manufacturing the same | |
US20070145443A1 (en) | CMOS Image Sensor and Method of Manufacturing the Same | |
US7459332B2 (en) | CMOS image sensor and method for manufacturing the same | |
US7598135B2 (en) | Method for fabricating CMOS image sensor | |
KR100698090B1 (en) | CMOS image sensor and method for manufacturing the same | |
US7550798B2 (en) | CMOS image sensor and method for manufacturing the same | |
KR20070033718A (en) | CMOS image sensor and its manufacturing method | |
KR100640977B1 (en) | Method for manufacturing of cmos image sensor | |
US20070080413A1 (en) | CMOS image sensor and method for manufacturing the same | |
US20070145508A1 (en) | CMOS Image Sensor and Method for Manufacturing the Same | |
KR20060127473A (en) | Method for manufacturing of cmos image sensor | |
US20070148847A1 (en) | Method of Fabricating CMOS Image Sensor | |
US20070145509A1 (en) | CMOS Image Sensor and Method for Manufacturing the Same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |