US20080272420A1 - CMOS image sensor and manufacturing method thereof - Google Patents
CMOS image sensor and manufacturing method thereof Download PDFInfo
- Publication number
- US20080272420A1 US20080272420A1 US12/216,994 US21699408A US2008272420A1 US 20080272420 A1 US20080272420 A1 US 20080272420A1 US 21699408 A US21699408 A US 21699408A US 2008272420 A1 US2008272420 A1 US 2008272420A1
- Authority
- US
- United States
- Prior art keywords
- gate
- layer
- image sensor
- region
- cmos image
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title description 11
- 230000002093 peripheral effect Effects 0.000 claims abstract description 37
- 238000009413 insulation Methods 0.000 claims abstract description 24
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 17
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 17
- 239000004065 semiconductor Substances 0.000 claims description 26
- 239000000758 substrate Substances 0.000 claims description 24
- 125000006850 spacer group Chemical group 0.000 claims description 20
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 9
- 229920005591 polysilicon Polymers 0.000 claims description 9
- 238000000034 method Methods 0.000 abstract description 32
- 239000002184 metal Substances 0.000 description 10
- 238000005468 ion implantation Methods 0.000 description 7
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- 238000002955 isolation Methods 0.000 description 6
- 238000002513 implantation Methods 0.000 description 5
- 238000005530 etching Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 239000011368 organic material Substances 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14689—MOS based technologies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1463—Pixel isolation structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/08—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors
- H01L31/10—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors characterised by at least one potential-jump barrier or surface barrier, e.g. phototransistors
Definitions
- the present invention relates to a complementary metal oxide semiconductor (CMOS) image sensor and a manufacturing method thereof. More particularly, the present invention relates to a CMOS image sensor, with an insulation layer of a high dielectric constant, having a non-silicided source/drain region in a pixel region and a silicided source/drain region in a peripheral circuit region, and a manufacturing method thereof.
- CMOS complementary metal oxide semiconductor
- a silicide layer is usually formed on a source/drain region of a MOS transistor only in the peripheral circuit region but not in the pixel region. This is because a dark current, one of the undesirable characteristics of a CMOS image sensor, can be decreased by forming a non-silicided source/drain region in the pixel region, and high performance of input/output logic in a CMOS image sensor can be achieved by forming a silicided source/drain region in the peripheral circuit region.
- FIG. 1 is a cross-sectional view showing a manufacturing method of a conventional CMOS image sensor.
- a trench isolation layer 102 defining an active region is formed on a semiconductor substrate 100 having a pixel region and a peripheral circuit region.
- a gate insulation layer 104 and a gate electrode layer 106 are formed on the semiconductor substrate 100 .
- an extended source/drain region 108 is formed by an ion implantation process.
- a gate spacer layer 110 is then formed on the sidewall of the gate insulating layer 104 and the gate electrode layer 106 .
- a deep source/drain region 112 is then formed by another ion implantation process.
- an upper surface of the gate electrode layer 106 is exposed by an etch-back process.
- a mask layer pattern (not shown) is formed to cover the pixel region and to expose the peripheral circuit region by removing the organic material layer in the peripheral circuit region. Subsequently, the mask layer pattern is removed.
- a silicide layer 114 is then formed on the gate electrode layer 106 in the pixel region, and on the gate electrode layer 106 and the source/drain region 112 in the peripheral circuit region. Accordingly, a silicide layer 114 on the gate electrode layer 106 is formed in both the pixel region and the peripheral circuit region, but a silicide layer 114 on the source/drain region 112 is formed only in the peripheral circuit region.
- an insulating layer with a high dielectric constant is thermally unstable. Therefore, even if an insulating layer with a high dielectric constant is formed as a gate insulation layer, the insulating layer with a high dielectric constant is deteriorated by a high temperature process for subsequently forming a source/drain region.
- the present invention is directed to a CMOS image sensor and a manufacturing method thereof that substantially obviates one or more problems due to limitations and disadvantages of the related art.
- One advantage of the present invention is that it forms an insulating layer of a high dielectric constant without deterioration of the insulation layer due to high temperature processing.
- An exemplary manufacturing method of a CMOS image sensor includes forming a dummy gate stack with a gate insulation layer and a dummy gate electrode layer on a semiconductor substrate; forming a gate spacer layer on at least a sidewall of the dummy gate stack, forming a source/drain region in a predetermined region on the semiconductor substrate by an ion implantation process using the dummy gate stack and the gate spacer layer as an implantation mask; removing the dummy gate stack so as to expose a partial surface of the semiconductor substrate; forming an insulation layer with a high dielectric constant on the exposed surface of the semiconductor substrate; forming a gate electrode layer on the insulation layer with a high dielectric constant; sequentially forming a liner layer and a dummy pre-metal dielectric layer on an entire surface of the semiconductor substrate having the gate electrode layer thereon; partially removing the dummy pre-metal dielectric layer and the liner layer so as to expose a surface of the gate electrode by a planar
- the exemplary method may further include implanting impurity ions for forming an extended source/drain region of an lightly doped drain (LDD) structure by using the gate stack.
- LDD lightly doped drain
- the exemplary method may further include diffusing the implanted impurity ions by using a rapid thermal process.
- the forming process of an insulation layer with a high dielectric constant may be performed at a low temperature of under 600° C.
- the liner layer may be formed as a nitride layer.
- An exemplary CMOS image sensor includes a gate insulation layer with a high dielectric constant formed between gate spacers and on a semiconductor substrate after removing a dummy gate stack formed between the gate spacers, a gate electrode formed between the gate spacers and on the gate insulation layer with a high dielectric constant, a silicide layer formed on the gate electrode, and a source/drain region formed in the semiconductor substrate at a position exterior to the gate.
- the gate insulation layer with a high dielectric constant may be formed between the gate spacers after the source/drain region is formed.
- the removal of the dummy gate stack may be performed after the source/drain region is formed.
- Such an exemplary CMOS image sensor may further include a silicide layer formed on the source/drain region in a peripheral circuit region excluding a pixel region.
- the gate insulation layer with a high dielectric constant may be formed at a low temperature of under 600° C.
- FIG. 2 to FIG. 8 are cross-sectional views showing sequential stages of a method for manufacturing a CMOS image sensor according to an exemplary embodiment of the present invention.
- FIG. 2 to FIG. 8 are cross-sectional views showing sequential stages of a method for manufacturing a CMOS image sensor according to an exemplary embodiment of the present invention.
- an active region is defined on a semiconductor substrate 200 , such as a silicon substrate, by forming an isolation layer 210 .
- the isolation layer 210 is shown to be formed as a trench type in FIG. 2 , however it may be formed as various other types, for example, as a LOCOS (local oxidation of silicon) type.
- the isolation layer 210 not only distinguishes a pixel region from a peripheral region as shown, but may also define an active region in a pixel region or in a peripheral region.
- typical well regions are formed. The well regions may be formed by an ion implantation process using an implantation mask.
- a gate oxide layer 220 is then formed on the semiconductor substrate 200 , the isolation layer 210 , and the well regions.
- the gate oxide layer 220 may be formed by a typical oxidation process.
- a dummy gate electrode layer 230 such as a polysilicon layer is then formed on the gate oxide layer 220 .
- a mask layer pattern such as photoresist pattern (not shown) having an opening for partially exposing the polysilicon layer 230 of FIG. 2 is formed on the polysilicon layer.
- the exposed polysilicon layer 230 and the gate oxide layer 220 underlying the exposed polysilicon layer are removed by using the photoresist pattern as an etching mask.
- a gate stack having a gate oxide layer 302 and a polysilicon layer 304 is formed in the pixel region and in the peripheral region. Impurity ions for forming a lightly doped drain (LDD) structure are then implanted by an ion implantation process using the gate stack as an implantation mask.
- LDD lightly doped drain
- a gate spacer layer 308 is subsequently formed on the sidewall of the gate stacks. After an ion implantation process that uses the gate stacks and the gate spacer layer 308 as an implantation mask, an extended source/drain region 306 and a deep source/drain region 310 are formed by a diffusion process such as a rapid thermal process (RTP) at a temperature of about 800° C.
- RTP rapid thermal process
- the dummy pre-metal dielectric layer 250 and the liner layer 240 are partially removed to a predetermined level by a planarization process.
- the planarization process may be performed by a chemical mechanical polishing (CMP) method.
- CMP chemical mechanical polishing
- the gate spacer layer 308 is used as a stop layer for the planarization, therefore, the planarization process is stopped when an upper surface of the gate spacer layer 308 is exposed. Arrows in FIG. 5 indicate a direction of planarization in the planarization process.
- a photoresist pattern 260 is formed by a typical photolithography process. Such a photoresist pattern 260 is formed to cover the pixel region but leaves the peripheral circuit region exposed.
- a silicide layer 316 is formed on the gate electrode layer 314 in both the pixel region and the peripheral circuit region, and a silicide layer 318 is formed on the source/drain region 310 only in the peripheral circuit region.
- the dummy pre-metal dielectric layer 250 and the liner layer 240 remaining in the pixel region are removed such that a surface of the source/drain region 310 in that region is exposed.
- a CMOS image sensor having the gate insulation layer with a high dielectric constant and the silicide layer 318 on the source/drain region 310 in the peripheral circuit region is thereby manufactured without silicidation of the source/drain region 310 in the pixel region.
Abstract
Description
- This application claims priority to and the benefit of Korean Patent Application No. 10-2004-0106130 filed in the Korean Intellectual Property Office on Dec. 15, 2004, the entire contents of which are incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to a complementary metal oxide semiconductor (CMOS) image sensor and a manufacturing method thereof. More particularly, the present invention relates to a CMOS image sensor, with an insulation layer of a high dielectric constant, having a non-silicided source/drain region in a pixel region and a silicided source/drain region in a peripheral circuit region, and a manufacturing method thereof.
- 2. Description of the Related Art
- In a CMOS image sensor having a pixel region and a peripheral circuit region, a silicide layer is usually formed on a source/drain region of a MOS transistor only in the peripheral circuit region but not in the pixel region. This is because a dark current, one of the undesirable characteristics of a CMOS image sensor, can be decreased by forming a non-silicided source/drain region in the pixel region, and high performance of input/output logic in a CMOS image sensor can be achieved by forming a silicided source/drain region in the peripheral circuit region.
-
FIG. 1 is a cross-sectional view showing a manufacturing method of a conventional CMOS image sensor. - Referring to
FIG. 1 , atrench isolation layer 102 defining an active region is formed on asemiconductor substrate 100 having a pixel region and a peripheral circuit region. After forming well regions (not shown) in the pixel region and the peripheral circuit region, agate insulation layer 104 and agate electrode layer 106 are formed on thesemiconductor substrate 100. Subsequently, an extended source/drain region 108 is formed by an ion implantation process. Agate spacer layer 110 is then formed on the sidewall of thegate insulating layer 104 and thegate electrode layer 106. A deep source/drain region 112 is then formed by another ion implantation process. - After coating an organic material layer (not shown) on the entire surface of the
semiconductor substrate 100, an upper surface of thegate electrode layer 106 is exposed by an etch-back process. A mask layer pattern (not shown) is formed to cover the pixel region and to expose the peripheral circuit region by removing the organic material layer in the peripheral circuit region. Subsequently, the mask layer pattern is removed. Using a conventional typical silicidation process, asilicide layer 114 is then formed on thegate electrode layer 106 in the pixel region, and on thegate electrode layer 106 and the source/drain region 112 in the peripheral circuit region. Accordingly, asilicide layer 114 on thegate electrode layer 106 is formed in both the pixel region and the peripheral circuit region, but asilicide layer 114 on the source/drain region 112 is formed only in the peripheral circuit region. - In the conventional manufacturing method of a CMOS image sensor, however, it is difficult to use an insulating layer with a high dielectric constant as the gate insulation layer. Furthermore, an insulating layer with a high dielectric constant is thermally unstable. Therefore, even if an insulating layer with a high dielectric constant is formed as a gate insulation layer, the insulating layer with a high dielectric constant is deteriorated by a high temperature process for subsequently forming a source/drain region.
- The above information disclosed in this Background section is only for enhancement of understanding of the background of the invention and therefore it may contain information that does not form the prior art that is already known in this country to a person of ordinary skill in the art.
- Accordingly, the present invention is directed to a CMOS image sensor and a manufacturing method thereof that substantially obviates one or more problems due to limitations and disadvantages of the related art. One advantage of the present invention is that it forms an insulating layer of a high dielectric constant without deterioration of the insulation layer due to high temperature processing.
- An exemplary manufacturing method of a CMOS image sensor according to an embodiment of the present invention includes forming a dummy gate stack with a gate insulation layer and a dummy gate electrode layer on a semiconductor substrate; forming a gate spacer layer on at least a sidewall of the dummy gate stack, forming a source/drain region in a predetermined region on the semiconductor substrate by an ion implantation process using the dummy gate stack and the gate spacer layer as an implantation mask; removing the dummy gate stack so as to expose a partial surface of the semiconductor substrate; forming an insulation layer with a high dielectric constant on the exposed surface of the semiconductor substrate; forming a gate electrode layer on the insulation layer with a high dielectric constant; sequentially forming a liner layer and a dummy pre-metal dielectric layer on an entire surface of the semiconductor substrate having the gate electrode layer thereon; partially removing the dummy pre-metal dielectric layer and the liner layer so as to expose a surface of the gate electrode by a planarization process; sequentially removing the dummy pre-metal dielectric layer and the liner layer in a peripheral circuit region by using a mask layer pattern covering a pixel region; forming a silicide layer on the gate electrode layer in the pixel region, on the gate electrode layer in the peripheral circuit region, and on the source/drain region in the peripheral circuit region by a silicidation process; and removing the dummy pre-metal dielectric layer and the liner layer remaining in the pixel region.
- After forming the dummy gate stack, the exemplary method may further include implanting impurity ions for forming an extended source/drain region of an lightly doped drain (LDD) structure by using the gate stack.
- After forming the source/drain by an ion implantation process using the dummy gate stack and the gate spacer layer as an implantation mask, the exemplary method may further include diffusing the implanted impurity ions by using a rapid thermal process.
- The forming process of an insulation layer with a high dielectric constant may be performed at a low temperature of under 600° C.
- The liner layer may be formed as a nitride layer.
- An exemplary CMOS image sensor according to an embodiment of the present invention includes a gate insulation layer with a high dielectric constant formed between gate spacers and on a semiconductor substrate after removing a dummy gate stack formed between the gate spacers, a gate electrode formed between the gate spacers and on the gate insulation layer with a high dielectric constant, a silicide layer formed on the gate electrode, and a source/drain region formed in the semiconductor substrate at a position exterior to the gate.
- The gate insulation layer with a high dielectric constant may be formed between the gate spacers after the source/drain region is formed.
- The removal of the dummy gate stack may be performed after the source/drain region is formed.
- Such an exemplary CMOS image sensor may further include a silicide layer formed on the source/drain region in a peripheral circuit region excluding a pixel region.
- The gate insulation layer with a high dielectric constant may be formed at a low temperature of under 600° C.
- Additional examples of features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description or by practice of the invention. It is to be understood that both the foregoing general description and the following detailed description are exemplary and exemplary and are intended to provide further explanation of the invention as claimed.
- The accompanying drawings, which are included to provide a further understanding of the invention, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention.
-
FIG. 1 is a cross-sectional view showing a manufacturing method of a conventional CMOS image sensor. -
FIG. 2 toFIG. 8 are cross-sectional views showing sequential stages of a method for manufacturing a CMOS image sensor according to an exemplary embodiment of the present invention. - An exemplary embodiment of the present invention will hereinafter be described in detail with reference to the accompanying drawings.
-
FIG. 2 toFIG. 8 are cross-sectional views showing sequential stages of a method for manufacturing a CMOS image sensor according to an exemplary embodiment of the present invention. - First, referring to
FIG. 2 , an active region is defined on asemiconductor substrate 200, such as a silicon substrate, by forming anisolation layer 210. Theisolation layer 210 is shown to be formed as a trench type inFIG. 2 , however it may be formed as various other types, for example, as a LOCOS (local oxidation of silicon) type. Theisolation layer 210 not only distinguishes a pixel region from a peripheral region as shown, but may also define an active region in a pixel region or in a peripheral region. After forming theisolation layer 210, typical well regions (not shown) are formed. The well regions may be formed by an ion implantation process using an implantation mask. Agate oxide layer 220 is then formed on thesemiconductor substrate 200, theisolation layer 210, and the well regions. Thegate oxide layer 220 may be formed by a typical oxidation process. A dummygate electrode layer 230 such as a polysilicon layer is then formed on thegate oxide layer 220. - Referring to
FIG. 3 , a mask layer pattern such as photoresist pattern (not shown) having an opening for partially exposing thepolysilicon layer 230 ofFIG. 2 is formed on the polysilicon layer. The exposedpolysilicon layer 230 and thegate oxide layer 220 underlying the exposed polysilicon layer are removed by using the photoresist pattern as an etching mask. Thus, as shown inFIG. 3 , a gate stack having agate oxide layer 302 and apolysilicon layer 304 is formed in the pixel region and in the peripheral region. Impurity ions for forming a lightly doped drain (LDD) structure are then implanted by an ion implantation process using the gate stack as an implantation mask. Agate spacer layer 308 is subsequently formed on the sidewall of the gate stacks. After an ion implantation process that uses the gate stacks and thegate spacer layer 308 as an implantation mask, an extended source/drain region 306 and a deep source/drain region 310 are formed by a diffusion process such as a rapid thermal process (RTP) at a temperature of about 800° C. - Referring to
FIG. 4 , thepolysilicon layer pattern 304 is removed such that a surface of the gateoxide layer pattern 302 is exposed. Then, the gateoxide layer pattern 302 is removed such that a surface of thesemiconductor substrate 200 is exposed. After cleaning the exposed surface of thesemiconductor substrate 200, aninsulating layer 312 with a high dielectric constant is formed on the exposed surface of thesemiconductor substrate 200 in both the pixel region and the peripheral circuit region. The insulatinglayer 312 with a high dielectric constant may be formed at a relatively low temperature for example under 600° C. Subsequently, agate electrode layer 314, such as polysilicon layer, is formed on the insulatinglayer 312 with a high dielectric constant. Aliner layer 240, such as a nitride layer, and a dummy pre-metaldielectric layer 250 are then sequentially formed on the entire surface. - Referring to
FIG. 5 , the dummy pre-metaldielectric layer 250 and theliner layer 240 are partially removed to a predetermined level by a planarization process. The planarization process may be performed by a chemical mechanical polishing (CMP) method. Thegate spacer layer 308 is used as a stop layer for the planarization, therefore, the planarization process is stopped when an upper surface of thegate spacer layer 308 is exposed. Arrows inFIG. 5 indicate a direction of planarization in the planarization process. - Referring to
FIG. 6 , after a mask layer (not shown) such as a photoresist layer (not shown) is formed on the entire surface of the semiconductor substrate, aphotoresist pattern 260 is formed by a typical photolithography process. Such aphotoresist pattern 260 is formed to cover the pixel region but leaves the peripheral circuit region exposed. - Subsequently, referring to
FIG. 7 , the dummy pre-metaldielectric layer 250 and theliner layer 240 in the peripheral circuit region are sequentially removed by an etching process using thephotoresist pattern 260 ofFIG. 6 as an etching mask. Thephotoresist pattern 260 is then removed. After the etching process, in the pixel region, theliner layer 240 and the dummy pre-metaldielectric layer 250 remain such that only an upper surface of thegate electrode layer 314 is exposed. In the peripheral circuit region, theliner layer 240 and the pre-metaldielectric layer 250 are removed such that upper surfaces of the source/drain region 310 and thegate electrode layer 314 are exposed. A silicidation process is then performed. With the silicidation process, asilicide layer 316 is formed on thegate electrode layer 314 in both the pixel region and the peripheral circuit region, and asilicide layer 318 is formed on the source/drain region 310 only in the peripheral circuit region. - Referring to
FIG. 8 , the dummy pre-metaldielectric layer 250 and theliner layer 240 remaining in the pixel region are removed such that a surface of the source/drain region 310 in that region is exposed. A CMOS image sensor having the gate insulation layer with a high dielectric constant and thesilicide layer 318 on the source/drain region 310 in the peripheral circuit region is thereby manufactured without silicidation of the source/drain region 310 in the pixel region. - As described above, in a method of manufacturing CMOS image sensor according to an exemplary embodiment of the present invention, a gate insulation layer can be formed by the damascene process without deterioration due to high temperature annealing for dopant activation. In addition, a silicide layer is formed on a gate electrode layer in both a pixel region and a peripheral circuit region, but a silicide layer on a source/drain region is formed only in a peripheral circuit region such that operation speed and dark current characteristics of the CMOS image sensor can be improved.
- While this invention has been described in connection with what is presently considered to be practical exemplary embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. It will be apparent to those skilled in the art that various modifications and variations can be made in the present invention without departing from the spirit or scope of the invention. Thus, it is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the appended claims.
Claims (11)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/216,994 US20080272420A1 (en) | 2004-12-15 | 2008-07-14 | CMOS image sensor and manufacturing method thereof |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2004-0106130 | 2004-12-15 | ||
KR1020040106130A KR100641993B1 (en) | 2004-12-15 | 2004-12-15 | Method of manufacturing CMOS image sensor having high k insulator |
US11/293,082 US7407828B2 (en) | 2004-12-15 | 2005-12-05 | CMOS image sensor and manufacturing method thereof |
US12/216,994 US20080272420A1 (en) | 2004-12-15 | 2008-07-14 | CMOS image sensor and manufacturing method thereof |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/293,082 Division US7407828B2 (en) | 2004-12-15 | 2005-12-05 | CMOS image sensor and manufacturing method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080272420A1 true US20080272420A1 (en) | 2008-11-06 |
Family
ID=36582798
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/293,082 Active 2026-07-31 US7407828B2 (en) | 2004-12-15 | 2005-12-05 | CMOS image sensor and manufacturing method thereof |
US12/216,994 Abandoned US20080272420A1 (en) | 2004-12-15 | 2008-07-14 | CMOS image sensor and manufacturing method thereof |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/293,082 Active 2026-07-31 US7407828B2 (en) | 2004-12-15 | 2005-12-05 | CMOS image sensor and manufacturing method thereof |
Country Status (3)
Country | Link |
---|---|
US (2) | US7407828B2 (en) |
KR (1) | KR100641993B1 (en) |
CN (1) | CN100356550C (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080145990A1 (en) * | 2006-12-14 | 2008-06-19 | Semiconductor Manufacturing International (Shanghai) Corporation | Method and structure for fabricating mos devices with a salicided gate and source/drain combined with a non-silicide source drain regions |
US20100155752A1 (en) * | 2008-12-24 | 2010-06-24 | Lim Woo Sik | Semiconductor light emitting device |
US20130071978A1 (en) * | 2011-09-20 | 2013-03-21 | Nanya Technology Corporation | Fabricating method of transistor |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100654000B1 (en) * | 2005-10-31 | 2006-12-06 | 주식회사 하이닉스반도체 | Method of manufacturing semiconductor device having metal silicide layer |
KR100754147B1 (en) * | 2006-08-09 | 2007-08-31 | 동부일렉트로닉스 주식회사 | Method of manufacturing semiconductor device |
KR100735477B1 (en) * | 2006-08-16 | 2007-07-03 | 동부일렉트로닉스 주식회사 | The method of fabricating cmos image sensor |
US8574980B2 (en) * | 2007-04-27 | 2013-11-05 | Texas Instruments Incorporated | Method of forming fully silicided NMOS and PMOS semiconductor devices having independent polysilicon gate thicknesses, and related device |
KR20100045094A (en) * | 2008-10-23 | 2010-05-03 | 주식회사 동부하이텍 | Image sensor and method of manufacturing the same |
US8741676B2 (en) | 2009-04-16 | 2014-06-03 | X-Fab Semiconductor Foundries Ag | Method of manufacturing OLED-on-silicon |
CN101924033B (en) * | 2009-06-17 | 2012-02-29 | 上海华虹Nec电子有限公司 | Method for manufacturing P-channel metal oxide semiconductor (PMOS) of germanium-silicon grid |
TWI493603B (en) * | 2011-02-23 | 2015-07-21 | United Microelectronics Corp | Method of manufacturing semiconductor device having metal gate |
CN103426737B (en) * | 2012-05-14 | 2015-10-07 | 中芯国际集成电路制造(上海)有限公司 | A kind of Damascus metal gates manufacture method |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010049183A1 (en) * | 2000-03-30 | 2001-12-06 | Kirklen Henson | Method for forming MIS transistors with a metal gate and high-k dielectric using a replacement gate process and devices obtained thereof |
US20020000623A1 (en) * | 2000-06-30 | 2002-01-03 | Cho Heung Jae | Semiconductor device and method for fabricating the same using damascene process |
US6455330B1 (en) * | 2002-01-28 | 2002-09-24 | Taiwan Semiconductor Manufacturing Company | Methods to create high-k dielectric gate electrodes with backside cleaning |
US20040124492A1 (en) * | 2002-09-12 | 2004-07-01 | Kouji Matsuo | Semiconductor device and method of manufacturing the same |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4096507B2 (en) | 2000-09-29 | 2008-06-04 | 富士通株式会社 | Manufacturing method of semiconductor device |
JP2003179071A (en) * | 2001-10-25 | 2003-06-27 | Sharp Corp | Method for manufacturing deep sub-micron cmos source/ drain by using mdd and selective cvd silicide |
KR20030053158A (en) | 2001-12-22 | 2003-06-28 | 주식회사 하이닉스반도체 | Method for Forming Semiconductor Device |
US6713335B2 (en) * | 2002-08-22 | 2004-03-30 | Chartered Semiconductor Manufacturing Ltd. | Method of self-aligning a damascene gate structure to isolation regions |
KR200353158Y1 (en) * | 2004-03-26 | 2004-06-14 | 유광석 | A electronic radiation shoulder band structure of the public relation |
-
2004
- 2004-12-15 KR KR1020040106130A patent/KR100641993B1/en not_active IP Right Cessation
-
2005
- 2005-12-05 US US11/293,082 patent/US7407828B2/en active Active
- 2005-12-15 CN CNB2005101319157A patent/CN100356550C/en not_active Expired - Fee Related
-
2008
- 2008-07-14 US US12/216,994 patent/US20080272420A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010049183A1 (en) * | 2000-03-30 | 2001-12-06 | Kirklen Henson | Method for forming MIS transistors with a metal gate and high-k dielectric using a replacement gate process and devices obtained thereof |
US20020000623A1 (en) * | 2000-06-30 | 2002-01-03 | Cho Heung Jae | Semiconductor device and method for fabricating the same using damascene process |
US6455330B1 (en) * | 2002-01-28 | 2002-09-24 | Taiwan Semiconductor Manufacturing Company | Methods to create high-k dielectric gate electrodes with backside cleaning |
US20040124492A1 (en) * | 2002-09-12 | 2004-07-01 | Kouji Matsuo | Semiconductor device and method of manufacturing the same |
US20060038241A1 (en) * | 2002-09-12 | 2006-02-23 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080145990A1 (en) * | 2006-12-14 | 2008-06-19 | Semiconductor Manufacturing International (Shanghai) Corporation | Method and structure for fabricating mos devices with a salicided gate and source/drain combined with a non-silicide source drain regions |
US7842578B2 (en) * | 2006-12-14 | 2010-11-30 | Semiconductor Manufacturing International (Shanghai) Corporation | Method for fabricating MOS devices with a salicided gate and source/drain combined with a non-silicide source drain regions |
US20100155752A1 (en) * | 2008-12-24 | 2010-06-24 | Lim Woo Sik | Semiconductor light emitting device |
US8653545B2 (en) | 2008-12-24 | 2014-02-18 | Lg Innotek Co., Ltd. | Semiconductor light emitting device |
US8928015B2 (en) | 2008-12-24 | 2015-01-06 | Lg Innotek Co., Ltd. | Semiconductor light emitting device |
US20130071978A1 (en) * | 2011-09-20 | 2013-03-21 | Nanya Technology Corporation | Fabricating method of transistor |
US8772119B2 (en) * | 2011-09-20 | 2014-07-08 | Nanya Technology Corporation | Fabricating method of transistor |
Also Published As
Publication number | Publication date |
---|---|
CN100356550C (en) | 2007-12-19 |
US7407828B2 (en) | 2008-08-05 |
CN1790672A (en) | 2006-06-21 |
KR20060067375A (en) | 2006-06-20 |
KR100641993B1 (en) | 2006-11-02 |
US20060124986A1 (en) | 2006-06-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7407828B2 (en) | CMOS image sensor and manufacturing method thereof | |
US7176084B2 (en) | Self-aligned conductive spacer process for sidewall control gate of high-speed random access memory | |
US7795644B2 (en) | Integrated circuits with stress memory effect and fabrication methods thereof | |
US20060011949A1 (en) | Metal-gate cmos device and fabrication method of making same | |
US20050164440A1 (en) | Salicided MOS device and one-sided salicided MOS device, and simultaneous fabrication method thereof | |
US6133130A (en) | Method for fabricating an embedded dynamic random access memory using self-aligned silicide technology | |
US6946709B2 (en) | Complementary transistors having different source and drain extension spacing controlled by different spacer sizes | |
US20070200185A1 (en) | Semiconductor device and method for fabricating the same | |
US7067370B2 (en) | Method of manufacturing a MOS transistor of a semiconductor device | |
US7141469B2 (en) | Method of forming poly insulator poly capacitors by using a self-aligned salicide process | |
US7179714B2 (en) | Method of fabricating MOS transistor having fully silicided gate | |
US20070066041A1 (en) | Fabricating method for a metal oxide semiconductor transistor | |
US7427553B2 (en) | Fabricating method of semiconductor device | |
US6509264B1 (en) | Method to form self-aligned silicide with reduced sheet resistance | |
US20100164021A1 (en) | Method of manufacturing semiconductor device | |
US6087227A (en) | Method for fabricating an electrostatic discharge protection circuit | |
US9076818B2 (en) | Semiconductor device fabrication methods | |
US20020090771A1 (en) | Self-align offset gate structure and method of manufacture | |
US7084039B2 (en) | Method of fabricating MOS transistor | |
US20080142884A1 (en) | Semiconductor device | |
US20050153498A1 (en) | Method of manufacturing p-channel MOS transistor and CMOS transistor | |
US7361580B2 (en) | Semiconductor device and manufacturing method thereof | |
KR100734142B1 (en) | Semiconductor device and method of manufacturing the semiconductor device | |
US20070042556A1 (en) | Method of fabricating metal oxide semiconductor transistor | |
KR100425989B1 (en) | Method For Manufacturing Semiconductor Devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: DONGBU ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:DONGBUANAM SEMICONDUCTOR INC.;REEL/FRAME:021312/0049 Effective date: 20060324 Owner name: DONGBUANAM SEMICONDUCTOR, INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, SANG-GI;REEL/FRAME:021288/0676 Effective date: 20051202 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: III HOLDINGS 4, LLC, DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DONGBU ELECTRONICS CO., LTD.;REEL/FRAME:035383/0836 Effective date: 20150129 |