US20080150604A1 - Converter having a time-delay circuit for pwm signals - Google Patents
Converter having a time-delay circuit for pwm signals Download PDFInfo
- Publication number
- US20080150604A1 US20080150604A1 US11/957,945 US95794507A US2008150604A1 US 20080150604 A1 US20080150604 A1 US 20080150604A1 US 95794507 A US95794507 A US 95794507A US 2008150604 A1 US2008150604 A1 US 2008150604A1
- Authority
- US
- United States
- Prior art keywords
- time
- comparator
- delay
- delay circuit
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 49
- 239000004065 semiconductor Substances 0.000 claims abstract description 28
- 230000000630 rising effect Effects 0.000 claims abstract description 14
- 238000007599 discharging Methods 0.000 claims description 6
- 230000003111 delayed effect Effects 0.000 abstract description 8
- 238000000034 method Methods 0.000 description 5
- 239000004020 conductor Substances 0.000 description 2
- 230000001143 conditioned effect Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/38—Means for preventing simultaneous conduction of switches
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
- H02M7/538—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a push-pull configuration
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/26—Modifications for temporary blocking after receipt of control pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/28—Modifications for introducing a time delay before switching
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K7/00—Modulating pulses with a continuously-variable modulating signal
- H03K7/08—Duration or width modulation ; Duty cycle modulation
Definitions
- the present invention relates to a converter having a time-delay circuit for PWM signals.
- a converter having a time-delay circuit for PWM signals are used widely in the field of drive engineering to supply electric motors with current.
- PWM method pulse-width modulation method
- German Published Patent Application No. 10 2005 020 805 describes such a half-bridge circuit operated according to the PWM method, and explains that when switching between the two semiconductor switch elements, it is important to adhere to a locking time or block time during which both semiconductor switch elements are turned off and therefore are non-conductive, since otherwise there is a possibility of a short-circuit between the positive and negative conductor bar. German Published Patent Application No. 10 2005 020 805 also describes how such a block time is able to be produced. The delay of rising edges of the PWM signals ensures that a block time is observed.
- the falling edges of the PWM signals are also delayed, and specifically by an OFF delay (td 1 ) which is smaller than the ON delay (te 1 +td 1 ) of the rising edges.
- the block time is then the difference of the two delay times.
- Example embodiments of the present invention provide a simplified a time-delay circuit, with which an ON delay may be brought about for rising edges, and an OFF delay may be brought about for falling edges of a PWM signal.
- the time-delay circuit includes a first capacitor whose state of charge determines the voltage level at the input of a comparator. If a PWM signal at the input of the time-delay circuit switches from a low level to a high level, then the first capacitor is charged via a series connection of a first and a second resistor. This second resistor is bypassed via a diode, connected in parallel to the second resistor, when the first capacitor is discharged after a change of the PWM signal from a high level to a low level. Therefore, the capacitor is discharged faster than it is charged.
- rising and falling switching edges of the PWM signal may be delayed differently.
- the rising edges are delayed with an ON delay that is greater than an OFF delay with which the falling edges of the PWM signal are delayed.
- the block time for which two semiconductor switch elements of a half-bridge are turned off simultaneously corresponds to the difference between the ON delay and the OFF delay.
- the time-delay circuit described also provides that the signals used for switching the semiconductor switches do not drop below a minimum pulse duration corresponding to the OFF delay. Negative effects resulting from ON durations of the semiconductor switch elements which are too short may thus be avoided. For example, the result of such ON durations which are too short may be that a chopping behavior of the current will occur in free-wheeling diodes that are connected in parallel to the semiconductor switch elements, which means that the current changes very quickly, and high voltages, which are able to destroy the power semiconductors involved, are induced via existing leakage inductances.
- a converter includes a time-delay circuit having an input configured to receive a PWM signal.
- the time delay circuit is configured to delay rising edges of the PWM signal by an ON delay and to delay falling edges of the PWM signal by an OFF delay to form a drive signal available at an output of the time-delay circuit for a semiconductor switch element.
- the input is connected, via a series connection of a first resistor and a second resistor, to a first terminal of a first capacitor, and a second terminal of the first capacitor is constantly at a low level.
- the first terminal of the first capacitor is connected to an input of a comparator.
- An output of the comparator is configured to form the output of the time-delay circuit.
- the output is configured to change between a high level and a low level as a function of a voltage level at the input of the comparator, and the voltage level at the input of the comparator is a function of a state of charge of the first capacitor.
- a diode is connected in parallel to the second resistor.
- the first resistor and the second resistor are configured to limit a charging current for the first capacitor in response to a change from a low level to a high level at the input of the time-delay circuit, and only the first resistor is configured to limit a discharging current for the first capacitor upon a change from a high level to a low level at the input of the time-delay circuit.
- the time-delay circuit may include a second capacitor connected between the input of the comparator and the output of the comparator.
- the time-delay circuit may include a second capacitor connected in parallel between the input of the comparator and the output of the comparator.
- the ON delay may be greater than the OFF delay.
- a switch-on level of the comparator may be between the low level and the high level, and a switch-off level of the comparator may be between the low level and the switch-on level.
- FIG. 1 schematically illustrates a half-bridge in a converter
- FIG. 2 schematically illustrates PWM signals for driving a half-bridge.
- FIG. 3 schematically illustrates a time-delay circuit for PWM signals.
- FIG. 4 a to 4 c are schematic signal and potential diagrams.
- FIG. 1 schematically illustrates a section of a converter.
- An intermediate circuit provides a direct voltage U ZK .
- a phase of a motor M (or more generally: of a load) is switched alternately to the positive and negative potential of the intermediate circuit with the aid of a half-bridge circuit.
- the half-bridge circuit includes two semiconductor switch elements TH, TL which are alternately conductive or non-conductive, and under no circumstances may both be conductive.
- these semiconductor switch elements TH, TL are IGBTs or power MOSFETs.
- Free-wheeling diodes DH, DL are connected in parallel to semiconductor switch elements TH, TL. Because of the inductance of the load, by turning off the load current, a voltage is induced which counteracts the turn-off. The resulting currents are routed through free-wheeling diodes DH, DL via the intermediate circuit.
- a digital PWM signal A thus a PWM signal A alternating between a high level and a low level, is applied to the half-bridge.
- the pulse duty factor of A corresponds to the voltage which is to be available at the phase of motor M.
- the phase is precisely between the positive and negative potential of the intermediate circuit, thus at 0 V.
- any voltage between the negative and positive potential of the intermediate circuit may thus be obtained at the phase of motor M.
- a PWM signal nA inverse to A is generated from PWM signal A by an inverter I.
- Both A and nA pass through respective time-delay circuits D, which generate digital signals A′ and nA′, respectively, and whose functionality is described in greater detail below.
- This time-delay circuit D provides for the adherence to the block time.
- the block time is the time interval between the turning off of the one semiconductor switch element (TH or TL) and the turning on of the other semiconductor switch element (TL or TH) and, for example, amounts to 2 ⁇ s.
- Time-delay circuit D delays rising edges of A or nA by a specific time referred to as an ON delay. Falling edges are delayed by a specific time, referred to as an OFF delay. The OFF delay is somewhat shorter than the ON delay.
- Still further circuits may be located between time-delay circuit D and respective semiconductor switch element TH, TL, such as driver circuits or a logic which transmits PWM signals A′, nA′ to semiconductor switch elements TH, TL only when a pulse enable is present. To that end, a logic enable signal is ANDed to respective PWM signal A′, nA′. If no enable is present, both semiconductor switch elements are non-conductive.
- FIG. 2 schematically illustrates the above-mentioned PWM signals A, nA, A′, nA′ in the time characteristic for a PWM pulse in signal A.
- Signal nA corresponds to signal A inverted in inverter I.
- A′ is obtained by delaying rising edges of A (thus a change from a low level L to a high level H) by an ON delay T on , and delaying falling edges of A (thus a change from a high level H to a low level L) by an OFF delay T off .
- Signal nA′ is obtained by delaying rising edges of nA by an ON delay T on , and delaying falling edges of nA by an OFF delay T off . This means that nA′ does not represent an inversion of A′, but rather signal nA altered by time-delay circuit D.
- FIG. 3 schematically illustrates time-delay circuit D, which is present twice per half-bridge, since driving signals A′ and nA′, respectively, used for driving each semiconductor switch element TH, TL originate from respective time-delay circuits.
- driving signals A′ and nA′, respectively, used for driving each semiconductor switch element TH, TL originate from respective time-delay circuits.
- six such time-delay circuits D are necessary to operate a three-phase motor M.
- PWM signal A which is still undelayed, is applied to input e of time-delay circuit D.
- Signal A arrives, via a series connection of a first resistor R 1 and a second resistor R 2 , at a first terminal of a capacitor C 1 , whose second terminal is permanently at a low level.
- the first terminal of capacitor C 1 is connected to an input of a comparator K, whose output forms output a of time-delay circuit D.
- the output of comparator K, and therefore output a of time-delay circuit D is at a low level or a high level depending on the voltage level at the input of comparator K.
- a diode D 1 is connected in parallel to second resistor R 2 such that, in response to a change from a low level L to a high level H at input e of time-delay circuit D, the second resistor R 2 , together with first resistor R 1 , limits a charging current for first capacitor C 1 , while its discharging current is limited only by first resistor R 1 upon a change from a high level H to a low level L at input e.
- diode D 1 blocks, and when the level conditions are reversed (thus, in the case of charged capacitor C 1 and a low level L at input e), diode D 1 conducts and short-circuits second resistor R 2 .
- a second capacitor C 2 is connected in parallel to comparator K, thus between the input and output of comparator K.
- the function of second capacitor C 2 is explained in detail with reference to FIG. 4 .
- FIG. 4 a schematically illustrates a signal A which is applied to input e of time-delay circuit D. It includes only one rising and falling edge.
- FIG. 4 b schematically illustrates the voltage characteristic at the input of comparator K, together with switch-on level S on and switch-off level S off of comparator K.
- FIG. 4 c schematically illustrates resulting signal A′ at output a of time-delay circuit D.
- signal A changes from a low level L to a high level H.
- capacitor C 1 and capacitor C 2 are charged via first and second resistors R 1 and R 2 . Therefore, the voltage at the input of comparator K increases.
- Time T on is thus the charging time of first and second capacitors C 1 and C 2 until reaching switch-on level S on , and this time is determined by the series connection of the two resistors R 1 and R 2 which limits the charging current.
- OFF delay T off also defines the switching pulse having the shortest ON duration of associated semiconductor switch element TH, TL, a shortened OFF delay may lead to PWM pulses which are so short that, as mentioned above, semiconductor switch elements TH, TL are in danger of being destroyed.
- Second capacitor C 2 also provides at instant t 4 that the level at the input of comparator K falls virtually immediately to low level L, so that comparator K is ready for the next rising edge of A.
- Values for the dimensioning of the components of time-delay circuit D may be, for example:
- T on ( R 1+ R 2)*( C 1+ C 2)
- T off R 1*( C 1 +C 2)
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Inverter Devices (AREA)
- Pulse Circuits (AREA)
Abstract
Description
- The present application claims priority to Application No. 10 2006 060 828.3, filed in the Federal Republic of Germany on Dec. 22, 2006, which is expressly incorporated herein in its entirety by reference thereto.
- The present invention relates to a converter having a time-delay circuit for PWM signals. For example, such converters are used widely in the field of drive engineering to supply electric motors with current.
- To supply an electric motor with current, it is conventional, with the aid of a half-bridge circuit, to convert the direct voltage available in an intermediate circuit into alternating current for the individual motor phases. To that end, for each motor phase, a half-bridge circuit is needed, with whose two semiconductor switch elements the motor phase is switched alternately to the positive or negative conductor bar of the intermediate circuit. In this context, usually the pulse-width modulation method (PWM method) is used, in which a PWM signal is conditioned such that the two semiconductor switch elements are able to be driven.
- German Published Patent Application No. 10 2005 020 805 describes such a half-bridge circuit operated according to the PWM method, and explains that when switching between the two semiconductor switch elements, it is important to adhere to a locking time or block time during which both semiconductor switch elements are turned off and therefore are non-conductive, since otherwise there is a possibility of a short-circuit between the positive and negative conductor bar. German Published Patent Application No. 10 2005 020 805 also describes how such a block time is able to be produced. The delay of rising edges of the PWM signals ensures that a block time is observed. According to at least one arrangement, the falling edges of the PWM signals are also delayed, and specifically by an OFF delay (td1) which is smaller than the ON delay (te1+td1) of the rising edges. The block time is then the difference of the two delay times.
- Example embodiments of the present invention provide a simplified a time-delay circuit, with which an ON delay may be brought about for rising edges, and an OFF delay may be brought about for falling edges of a PWM signal.
- The time-delay circuit includes a first capacitor whose state of charge determines the voltage level at the input of a comparator. If a PWM signal at the input of the time-delay circuit switches from a low level to a high level, then the first capacitor is charged via a series connection of a first and a second resistor. This second resistor is bypassed via a diode, connected in parallel to the second resistor, when the first capacitor is discharged after a change of the PWM signal from a high level to a low level. Therefore, the capacitor is discharged faster than it is charged.
- Since the state of charge of the capacitor determines the voltage level at the input of the comparator, and it switches its output from a low level to a high level when a switch-on level is exceeded, and switches its output from a high level to a low level in response to a drop below a switch-off level, rising and falling switching edges of the PWM signal may be delayed differently. The rising edges are delayed with an ON delay that is greater than an OFF delay with which the falling edges of the PWM signal are delayed.
- The block time for which two semiconductor switch elements of a half-bridge are turned off simultaneously corresponds to the difference between the ON delay and the OFF delay.
- The time-delay circuit described also provides that the signals used for switching the semiconductor switches do not drop below a minimum pulse duration corresponding to the OFF delay. Negative effects resulting from ON durations of the semiconductor switch elements which are too short may thus be avoided. For example, the result of such ON durations which are too short may be that a chopping behavior of the current will occur in free-wheeling diodes that are connected in parallel to the semiconductor switch elements, which means that the current changes very quickly, and high voltages, which are able to destroy the power semiconductors involved, are induced via existing leakage inductances.
- According to an example embodiment of the present invention, a converter includes a time-delay circuit having an input configured to receive a PWM signal. The time delay circuit is configured to delay rising edges of the PWM signal by an ON delay and to delay falling edges of the PWM signal by an OFF delay to form a drive signal available at an output of the time-delay circuit for a semiconductor switch element. The input is connected, via a series connection of a first resistor and a second resistor, to a first terminal of a first capacitor, and a second terminal of the first capacitor is constantly at a low level. The first terminal of the first capacitor is connected to an input of a comparator. An output of the comparator is configured to form the output of the time-delay circuit. The output is configured to change between a high level and a low level as a function of a voltage level at the input of the comparator, and the voltage level at the input of the comparator is a function of a state of charge of the first capacitor. A diode is connected in parallel to the second resistor. The first resistor and the second resistor are configured to limit a charging current for the first capacitor in response to a change from a low level to a high level at the input of the time-delay circuit, and only the first resistor is configured to limit a discharging current for the first capacitor upon a change from a high level to a low level at the input of the time-delay circuit.
- The time-delay circuit may include a second capacitor connected between the input of the comparator and the output of the comparator.
- The time-delay circuit may include a second capacitor connected in parallel between the input of the comparator and the output of the comparator.
- The ON delay may be greater than the OFF delay.
- A switch-on level of the comparator may be between the low level and the high level, and a switch-off level of the comparator may be between the low level and the switch-on level.
- Further features and aspects of example embodiments of the present invention are described in more detail below with reference to the appended Figures.
-
FIG. 1 schematically illustrates a half-bridge in a converter -
FIG. 2 schematically illustrates PWM signals for driving a half-bridge. -
FIG. 3 schematically illustrates a time-delay circuit for PWM signals. -
FIG. 4 a to 4 c are schematic signal and potential diagrams. -
FIG. 1 schematically illustrates a section of a converter. An intermediate circuit provides a direct voltage UZK. A phase of a motor M (or more generally: of a load) is switched alternately to the positive and negative potential of the intermediate circuit with the aid of a half-bridge circuit. In this context, the half-bridge circuit includes two semiconductor switch elements TH, TL which are alternately conductive or non-conductive, and under no circumstances may both be conductive. For example, these semiconductor switch elements TH, TL are IGBTs or power MOSFETs. Free-wheeling diodes DH, DL are connected in parallel to semiconductor switch elements TH, TL. Because of the inductance of the load, by turning off the load current, a voltage is induced which counteracts the turn-off. The resulting currents are routed through free-wheeling diodes DH, DL via the intermediate circuit. - To drive a three-phase motor, three half-bridges are needed.
- The driving of a half-bridge, thus the switching of semiconductor switch elements TH, TL is explained below. A digital PWM signal A, thus a PWM signal A alternating between a high level and a low level, is applied to the half-bridge. In this context, the pulse duty factor of A corresponds to the voltage which is to be available at the phase of motor M. Thus, given a pulse duty factor of 0.5, the phase is precisely between the positive and negative potential of the intermediate circuit, thus at 0 V. With a pulse duty factor between 0 and 1, any voltage between the negative and positive potential of the intermediate circuit may thus be obtained at the phase of motor M.
- Since the two semiconductor switch elements TH, TL (except for the observance of the block time) must be switched in opposition, a PWM signal nA inverse to A is generated from PWM signal A by an inverter I. Both A and nA pass through respective time-delay circuits D, which generate digital signals A′ and nA′, respectively, and whose functionality is described in greater detail below. This time-delay circuit D provides for the adherence to the block time. The block time is the time interval between the turning off of the one semiconductor switch element (TH or TL) and the turning on of the other semiconductor switch element (TL or TH) and, for example, amounts to 2 μs.
- Time-delay circuit D delays rising edges of A or nA by a specific time referred to as an ON delay. Falling edges are delayed by a specific time, referred to as an OFF delay. The OFF delay is somewhat shorter than the ON delay.
- Still further circuits may be located between time-delay circuit D and respective semiconductor switch element TH, TL, such as driver circuits or a logic which transmits PWM signals A′, nA′ to semiconductor switch elements TH, TL only when a pulse enable is present. To that end, a logic enable signal is ANDed to respective PWM signal A′, nA′. If no enable is present, both semiconductor switch elements are non-conductive.
-
FIG. 2 schematically illustrates the above-mentioned PWM signals A, nA, A′, nA′ in the time characteristic for a PWM pulse in signal A. - Signal nA corresponds to signal A inverted in inverter I.
- A′ is obtained by delaying rising edges of A (thus a change from a low level L to a high level H) by an ON delay Ton, and delaying falling edges of A (thus a change from a high level H to a low level L) by an OFF delay Toff.
- Signal nA′ is obtained by delaying rising edges of nA by an ON delay Ton, and delaying falling edges of nA by an OFF delay Toff. This means that nA′ does not represent an inversion of A′, but rather signal nA altered by time-delay circuit D.
- In the comparison of signals A′ and nA′, which are ultimately utilized for driving semiconductor switch elements TH, TL, it is seen that a block time of Tb=Ton−Toff is maintained. Typical values for Ton are, e.g., 2.5 As and for Toff are, e.g., 0.5 μs, whereby the above-mentioned block time of 2 μs is obtained.
-
FIG. 3 schematically illustrates time-delay circuit D, which is present twice per half-bridge, since driving signals A′ and nA′, respectively, used for driving each semiconductor switch element TH, TL originate from respective time-delay circuits. Thus, six such time-delay circuits D are necessary to operate a three-phase motor M. - PWM signal A, which is still undelayed, is applied to input e of time-delay circuit D. Signal A arrives, via a series connection of a first resistor R1 and a second resistor R2, at a first terminal of a capacitor C1, whose second terminal is permanently at a low level. In addition, the first terminal of capacitor C1 is connected to an input of a comparator K, whose output forms output a of time-delay circuit D. The output of comparator K, and therefore output a of time-delay circuit D, is at a low level or a high level depending on the voltage level at the input of comparator K.
- A diode D1 is connected in parallel to second resistor R2 such that, in response to a change from a low level L to a high level H at input e of time-delay circuit D, the second resistor R2, together with first resistor R1, limits a charging current for first capacitor C1, while its discharging current is limited only by first resistor R1 upon a change from a high level H to a low level L at input e. This is provided if, given a high level H at input e and a low level at the input of comparator K, diode D1 blocks, and when the level conditions are reversed (thus, in the case of charged capacitor C1 and a low level L at input e), diode D1 conducts and short-circuits second resistor R2.
- A second capacitor C2 is connected in parallel to comparator K, thus between the input and output of comparator K. The function of second capacitor C2 is explained in detail with reference to
FIG. 4 . -
FIG. 4 a schematically illustrates a signal A which is applied to input e of time-delay circuit D. It includes only one rising and falling edge. -
FIG. 4 b schematically illustrates the voltage characteristic at the input of comparator K, together with switch-on level Son and switch-off level Soff of comparator K. -
FIG. 4 c schematically illustrates resulting signal A′ at output a of time-delay circuit D. - At instant t1, signal A changes from a low level L to a high level H. As of this instant t1, capacitor C1 and capacitor C2 are charged via first and second resistors R1 and R2. Therefore, the voltage at the input of comparator K increases. At an instant t2, switch-on level Son of comparator K is reached, whose output at this moment switches from a low level L to a high level H. Since the output of comparator K is at the same time output a of time-delay circuit D, at this moment, A′ also switches to a high level H, later by an ON delay Ton (Ton=t2−t1) compared to signal A. Time Ton is thus the charging time of first and second capacitors C1 and C2 until reaching switch-on level Son, and this time is determined by the series connection of the two resistors R1 and R2 which limits the charging current.
- Without second capacitor C2, after instant t2, the level at the input of comparator K would follow the dashed line and approach high level H. If signal A were to fall again to a low level L before the full high level H would be present at the input of comparator K, then the time until reaching switch-off level Soff at instant t3, and therefore OFF delay Toff would not be clearly defined. That is, the discharge of capacitor C1 would then start from a lower level.
- Since OFF delay Toff also defines the switching pulse having the shortest ON duration of associated semiconductor switch element TH, TL, a shortened OFF delay may lead to PWM pulses which are so short that, as mentioned above, semiconductor switch elements TH, TL are in danger of being destroyed.
- This problem is avoided due to second capacitor C2. Since capacitor C2 at the output of the comparator is shifted to a high level H, the charge stored in capacitor C2 up to instant t2 is available for the complete charging of first capacitor C1. That is why, as illustrated in
FIG. 4 b, the jump to high level H at the input of comparator K after t2 takes place virtually without time delay. A falling edge in signal A following instant t2 is therefore always delayed by full OFF delay Toff. A minimal ON duration of associated semiconductor switch element TH, TL is thus always maintained. - At instant t3, signal A jumps back to low level L. Capacitor C1 is discharged via R1, since resistor R2 is bridged by diode D1 during the discharging. The discharging process is therefore considerably faster than the charging process. The time until reaching switch-off level Soff of comparator K at instant t4, and therefore OFF delay Toff (Toff=t4−t3) is therefore correspondingly shorter than ON delay Ton. The (shorter) OFF delay Toff and (longer) ON delay Ton may thus be determined by a suitable selection of resistors R1 and R2 and capacitors C1 and C2.
- Second capacitor C2 also provides at instant t4 that the level at the input of comparator K falls virtually immediately to low level L, so that comparator K is ready for the next rising edge of A.
- Values for the dimensioning of the components of time-delay circuit D may be, for example:
-
- R1=2 kΩ
- R2=2.5 kΩ
- C1=300 pF
- C2=150 pF
- For the delay times, it holds approximately that:
-
T on=(R1+R2)*(C1+C2) -
T off =R1*(C1+C2)
Claims (11)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102006060828A DE102006060828A1 (en) | 2006-12-22 | 2006-12-22 | Inverter with a delay circuit for PWM signals |
DE102006060828.3 | 2006-12-22 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080150604A1 true US20080150604A1 (en) | 2008-06-26 |
US7586352B2 US7586352B2 (en) | 2009-09-08 |
Family
ID=39272552
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/957,945 Expired - Fee Related US7586352B2 (en) | 2006-12-22 | 2007-12-17 | Converter having a time-delay circuit for PWM signals |
Country Status (6)
Country | Link |
---|---|
US (1) | US7586352B2 (en) |
EP (1) | EP1936789B1 (en) |
CN (1) | CN101207326B (en) |
AT (1) | ATE556479T1 (en) |
DE (1) | DE102006060828A1 (en) |
ES (1) | ES2384645T3 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103001615A (en) * | 2012-11-22 | 2013-03-27 | 江苏格立特电子有限公司 | Delay circuit |
CN107919864A (en) * | 2017-11-29 | 2018-04-17 | 北方通用电子集团有限公司 | A kind of stepping time-delay mechanism |
US10958198B2 (en) * | 2018-10-10 | 2021-03-23 | Vitesco Technologies USA, LLC | Using interrupt to avoid short pulse in center aligned PWM |
WO2021258046A1 (en) * | 2020-06-19 | 2021-12-23 | Georgia Tech Research Corporation | Synchronous reverse blocking switch for soft-switching current source converters and soft-switching current source converters including the same |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2315493B1 (en) | 2009-10-21 | 2017-05-10 | Mahle Behr France Rouffach S.A.S | Heating device, in particular for a motor vehicle air conditioning device |
CN113364263B (en) * | 2021-06-30 | 2023-07-04 | 深圳市辰久科技有限公司 | Dead zone generating circuit and device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4204242A (en) * | 1977-06-13 | 1980-05-20 | Schleicher Gmbh & Co. Relais-Werke Kg | Time delay circuit for timing relays |
US4430587A (en) * | 1982-01-13 | 1984-02-07 | Rockwell International Corporation | MOS Fixed delay circuit |
US5028823A (en) * | 1988-08-06 | 1991-07-02 | Mitsubishi Denki Kabushiki Kaisha | Delay device with intermittent capacitor discharge |
US7518429B2 (en) * | 2007-03-08 | 2009-04-14 | Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd. | Delay circuit |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5834620A (en) * | 1981-08-26 | 1983-03-01 | Hitachi Ltd | Time constant circuit |
JPS58117725A (en) * | 1982-01-05 | 1983-07-13 | Meidensha Electric Mfg Co Ltd | Timer circuit |
CN2554861Y (en) * | 2001-12-05 | 2003-06-04 | 周仕祥 | AC/DC switch converter with high-efficient and low no-loud loss |
US6807071B1 (en) * | 2003-07-28 | 2004-10-19 | Delta Electronics Inc. | Transformer isolated driver |
JP2005110366A (en) * | 2003-09-29 | 2005-04-21 | Toyota Industries Corp | Drive circuit |
DE102005020805A1 (en) | 2005-05-04 | 2006-11-16 | Infineon Technologies Ag | Solid state half bridge circuit having switching stages coupled to diodes and operated in a delayed mode |
CN1728551B (en) * | 2005-07-08 | 2010-04-07 | 浙江大学 | Controller capable of adjusting and controlling width of pulse |
-
2006
- 2006-12-22 DE DE102006060828A patent/DE102006060828A1/en not_active Withdrawn
-
2007
- 2007-09-19 ES ES07018348T patent/ES2384645T3/en active Active
- 2007-09-19 EP EP07018348A patent/EP1936789B1/en active Active
- 2007-09-19 AT AT07018348T patent/ATE556479T1/en active
- 2007-12-17 US US11/957,945 patent/US7586352B2/en not_active Expired - Fee Related
- 2007-12-21 CN CN2007101600544A patent/CN101207326B/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4204242A (en) * | 1977-06-13 | 1980-05-20 | Schleicher Gmbh & Co. Relais-Werke Kg | Time delay circuit for timing relays |
US4430587A (en) * | 1982-01-13 | 1984-02-07 | Rockwell International Corporation | MOS Fixed delay circuit |
US5028823A (en) * | 1988-08-06 | 1991-07-02 | Mitsubishi Denki Kabushiki Kaisha | Delay device with intermittent capacitor discharge |
US7518429B2 (en) * | 2007-03-08 | 2009-04-14 | Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd. | Delay circuit |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103001615A (en) * | 2012-11-22 | 2013-03-27 | 江苏格立特电子有限公司 | Delay circuit |
CN107919864A (en) * | 2017-11-29 | 2018-04-17 | 北方通用电子集团有限公司 | A kind of stepping time-delay mechanism |
US10958198B2 (en) * | 2018-10-10 | 2021-03-23 | Vitesco Technologies USA, LLC | Using interrupt to avoid short pulse in center aligned PWM |
WO2021258046A1 (en) * | 2020-06-19 | 2021-12-23 | Georgia Tech Research Corporation | Synchronous reverse blocking switch for soft-switching current source converters and soft-switching current source converters including the same |
Also Published As
Publication number | Publication date |
---|---|
ES2384645T3 (en) | 2012-07-10 |
DE102006060828A1 (en) | 2008-06-26 |
EP1936789A2 (en) | 2008-06-25 |
CN101207326A (en) | 2008-06-25 |
EP1936789A3 (en) | 2011-11-30 |
ATE556479T1 (en) | 2012-05-15 |
US7586352B2 (en) | 2009-09-08 |
CN101207326B (en) | 2012-05-02 |
EP1936789B1 (en) | 2012-05-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9112344B2 (en) | Driver for switching element and control system for rotary machine using the same | |
US7586352B2 (en) | Converter having a time-delay circuit for PWM signals | |
US7298283B2 (en) | Device for detecting line-disconnection in stepping motor driver | |
US8884660B2 (en) | Driver for switching element and control system for machine using the same | |
JP2009219241A (en) | Motor drive device and method of controlling the same | |
JP5310425B2 (en) | Power converter | |
JP3844050B2 (en) | Power converter | |
US5771166A (en) | Asymmetrical bridge inverter circuit for driving a switched reluctance motor | |
JP4336941B2 (en) | Load drive circuit | |
US7592852B2 (en) | Methods for controlling driving circuits | |
US7471532B1 (en) | Electric circuit, in particular for a medium-voltage power converter | |
US6734646B2 (en) | Driving circuit for electronically switched motors | |
JP6233330B2 (en) | Power converter | |
CN113711481B (en) | Driving circuit | |
JP6790853B2 (en) | Power converter control method | |
JP4839794B2 (en) | PWM pulse generator for AC direct converter | |
JPH0715949A (en) | Gate driving circuit for power converter | |
JP2009118580A (en) | Vehicle rotary electric machine apparatus | |
US9660510B2 (en) | Voltage converter for a motor vehicle | |
JP2020182338A (en) | Semiconductor switching element drive circuit and multi-level power converter | |
JP2001203088A (en) | Lighting circuit of discharge lamp | |
JP3824189B2 (en) | PWM cycloconverter and driving method thereof | |
JP6201447B2 (en) | Power converter and control method of power converter | |
JP5499850B2 (en) | Inverter discharge control device | |
JP2010022093A (en) | Half bridge circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: DR. JOHANNES HEIDENHAIN GMBH, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HUBER, NORBERT;REEL/FRAME:020257/0519 Effective date: 20071214 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20210908 |