US20070187739A1 - Three-dimensional capacitor structure - Google Patents
Three-dimensional capacitor structure Download PDFInfo
- Publication number
- US20070187739A1 US20070187739A1 US11/468,296 US46829606A US2007187739A1 US 20070187739 A1 US20070187739 A1 US 20070187739A1 US 46829606 A US46829606 A US 46829606A US 2007187739 A1 US2007187739 A1 US 2007187739A1
- Authority
- US
- United States
- Prior art keywords
- conductive
- grid
- capacitor structure
- disposed
- island
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
- H01G4/00—Fixed capacitors; Processes of their manufacture
- H01G4/30—Stacked capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
- H01G4/00—Fixed capacitors; Processes of their manufacture
- H01G4/002—Details
- H01G4/228—Terminals
- H01G4/232—Terminals electrically connecting two or more layers of a stacked or rolled capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5222—Capacitive arrangements or effects of, or between wiring layers
- H01L23/5223—Capacitor integral with wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/86—Electrodes with an enlarged surface, e.g. formed by texturisation having horizontal extensions
- H01L28/87—Electrodes with an enlarged surface, e.g. formed by texturisation having horizontal extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to a capacitor structure, and more particularly, to a three-dimensional capacitor structure having low resistance and high matching.
- FIG. 1 is a schematic diagram of a metal-insulator-metal (MIM) capacitor structure according to the prior art.
- the MIM capacitor structure 10 comprises a substrate 12 , a first electrical plate 14 disposed on the substrate 12 , a capacitor dielectric layer 16 located on the first electrical plate 14 , and a second electrical plate 18 disposed on the capacitor dielectric layer 16 .
- FIG. 2 is a schematic external diagram of a prior art inter-digitated capacitor structure 30 .
- FIG. 3 is a schematic sectional diagram of the prior art inter-digitated capacitor structure 30 , taken across sections III-III of FIG. 2 .
- the prior inter-digitated capacitor structure 30 is composed of a first electrode structure and a second electrode structure.
- the first electrode structure comprises a plurality of first metal patterns 32 stacked vertically with respect to each other.
- the second electrode structure comprises a plurality of second metal patterns 34 stacked vertically with respect to each other.
- each first metal pattern 32 comprises a first peripheral part 321 and a plurality of first finger parts 322 connected to the first peripheral part 321 .
- Each second metal pattern 34 comprises a second peripheral part 341 and a plurality of second finger parts 342 connected to the first peripheral part 341 .
- a capacitor dielectric layer 38 (not shown in FIG. 2 ) is disposed between each first metal pattern 32 and each second metal pattern 34 .
- the prior inter-digitated capacitor structure 30 further comprises a plurality of first connective plugs 40 disposed among the capacitor dielectric layers 38 between the first peripheral parts 321 of each first metal pattern 32 , so every first metal pattern 32 electrically connects with each other.
- the first metal patterns 32 connected with each other by the first connective plugs 40 make up a first electrode structure.
- the second metal patterns 34 connected with each other by the second connective plugs 42 make up a second electrode structure.
- the first metal patterns 32 , the second metal patterns 34 , and the capacitor dielectric layer between the first metal patterns 32 and the second metal patterns 34 form the prior inter-digitated capacitor structure 30 .
- FIG. 3 shows, the first finger parts 322 of the first metal patterns 32 are connected to a positive voltage, and the second finger parts 342 of the second metal patterns 34 are connected to a negative voltage.
- the prior inter-digitated capacitor structure has another embodiment. Please refer to FIGS. 4-5 .
- FIG. 4 is a schematic external diagram of a prior inter-digitated capacitor structure 50 .
- FIG. 5 is a schematic sectional diagram of the prior inter-digitated capacitor structure 50 , taken across sections V-V of FIG. 4 .
- the prior inter-digitated capacitor structure 50 consists of a first electrode structure and a second electrode structure.
- the first electrode structure comprises a plurality of first metal patterns 52 stacked vertically with respect to each other.
- the second electrode structure comprises a plurality of second metal patterns 54 stacked vertically with respect to each other.
- each first metal pattern 52 comprises a first peripheral part 521 and a plurality of first finger parts 522 connected with the first peripheral part 521 .
- Each second metal pattern 54 comprises a second peripheral part 541 and a plurality of second finger parts 542 connected with the first peripheral part 541 .
- a capacitor dielectric layer 58 (not shown in FIG. 4 ) is disposed between each first metal pattern 52 and each second metal pattern 54 .
- the prior inter-digitated capacitor structure 50 further comprises a plurality of first connective plugs 60 disposed among the capacitor dielectric layers 58 between the first peripheral parts 521 of each first metal pattern 52 , so every first metal pattern 52 electrically connects with each other.
- a plurality of second connective plugs 62 are disposed among the capacitor dielectric layers 58 between the second peripheral parts 541 of each second metal pattern 54 , so every second metal pattern 54 electrically connects with each other.
- FIGS. 4-5 show, the difference between the inter-digitated capacitor structure of FIGS. 2-3 and the inter-digitated capacitor structure of FIGS. 4-5 is that the first electrode structure of the inter-digitated capacitor structure 50 is mismatched with the second electrode structure. Therefore, a first finger part 522 combined with four second finger parts 542 that are respectively adjacent to the first finger part 522 will form a capacitor.
- the inter-digitated capacitor structure Compared with the MIM capacitor structure, the inter-digitated capacitor structure has better capacitance while it maintains the same size.
- the capacitance is not the only consideration of the capacitor structure. Because the finger parts of the inter-digitated capacitor structure have longer lengths, and the finger parts are only connected electrically on one side, the resistance is correspondingly high, and the matching of the inter-digitated capacitor structure needs to be improved.
- a three-dimensional capacitor structure has a first conductive layer, a second conductive layer disposed above the first conductive layer, and a plug layer disposed therebetween.
- the first conductive layer is divided into a plurality of grid units arranged in a matrix.
- the first conductive layer comprises a plurality of first conductive grids and a plurality of first circular holes. In the grid units of odd rows, the first conductive grids are disposed in the grid units of odd columns, and the first circular holes are disposed in the grid units of even columns. In the grid units of even rows, the first conductive grids are disposed in the grid units of even columns, and the first circular holes are disposed in the grid units of odd columns.
- a centre of each first circular hole further comprises a first conductive island, and each first conductive island is not connected electrically with the first conductive grids.
- the second conductive layer is divided into a plurality of grid units corresponding to the grid units of the first conductive layer.
- the second conductive layer comprises a plurality of second conductive grids and a plurality of second circular holes.
- the grid units of odd rows the second conductive grids are disposed in the grid units of even columns, and the second circular holes are disposed in the grid units of odd columns.
- the second conductive grids are disposed in the grid units of odd columns, and the second circular holes are disposed in the gird units of even columns.
- a centre of the second circular holes further comprises a second conductive island, and each second conductive island being not connected electrically with the second conductive grids.
- the plug layer comprises a plurality of plugs, where each plug is located individually between each first conductive island and each second conductive grid, and between each first conductive grid and the second conductive island.
- FIG. 1 is a schematic diagram of a metal-insulator-metal (MIM) capacitor structure according to the prior art.
- FIG. 2 is a schematic external diagram of a prior inter-digitated capacitor structure.
- FIG. 3 is a schematic sectional diagram of the prior inter-digitated capacitor structure, taken across section III-III of FIG. 2 .
- FIG. 4 is a schematic external diagram of a prior inter-digitated capacitor structure.
- FIG. 5 is a schematic sectional diagram of the prior inter-digitated capacitor structure, taken across section V-V of FIG. 4 .
- FIGS. 6-8 are schematic layout diagrams of a three-dimensional capacitor structure of an embodiment according to the present invention.
- FIG. 9 is a schematic diagram of a three-dimensional capacitor structure of an embodiment according to the present invention.
- FIG. 10 is a schematic sectional diagram of the three-dimensional capacitor structure, taken across section X-X of FIG. 9 .
- FIGS. 6-8 are schematic layout diagrams of a three-dimensional capacitor structure of an embodiment according to the present invention.
- the three-dimensional capacitor structure 70 comprises a first conductive layer (a first metal layer) 72 , which is divided into a plurality of grid units arranged in a matrix.
- the first conductive layer 72 comprises a plurality of first conductive grids 721 and a plurality of first circular holes 722 .
- the first conductive grid 721 is disposed in an odd column of the grid unit
- the first circular hole 722 is disposed in an even column of the grid unit.
- the first conductive grid 721 is disposed in an even column of the grid unit, and the first circular hole 722 is disposed in an odd column of the grid unit.
- the centre of each first circular hole 722 further comprises a first conductive island 723 , where each first conductive island 723 does not connect electrically with a first conductive grid 721 .
- Each the grid unit of even column in the odd row and each grid unit of the odd column in the even row further comprise a first conductive ring 724 .
- Each first conductive ring 724 surrounds the corresponding first circular hole 722 , and connects with the first conductive grid 721 to increase the capacitance.
- the three-dimensional capacitor structure 70 further comprises a first plug layer 74 stacked above the first conductive layer 72 .
- the first plug layer 74 comprises a plurality of plugs 741 , where each plug 741 is individually disposed on each first conductive island 723 and each first conductive grid 721 .
- the three-dimensional capacitor structure 70 comprises a second conductive layer (a second metal layer) 76 stacked on the first plug layer 74 , and the second conductive layer 76 is divided into a plurality of grid units corresponding to the grid units of the first conductive layer 72 .
- the second conductive layer 76 comprises a plurality of second conductive grids 761 and a plurality of second circular holes 762 .
- the second conductive grids 761 are disposed in the even columns of the grid units, and the second circular holes 762 are disposed in the odd columns of the grid units.
- the second conductive grids 761 are disposed in the odd columns, and the second circular holes 762 are disposed in the even columns.
- each second circular hole 762 comprises a second conductive island 763 , where each second conductive island 763 does not connect electrically with each second conductive grid 761 .
- each the grid unit of odd column in the odd row and each grid unit of even column in the even row further comprise a second conductive ring 764 .
- Each second conductive ring 764 surrounds the corresponding second circular hole 762 , and connects with the second conductive grid 761 to increase the capacitance.
- each first conductive island 723 and each second conductive island 763 are slightly larger than the horizontal cross-sectional areas of each plug 741 .
- the horizontal cross-section areas of the first conductive island 723 , the second conductive island 763 , and the plug 741 can change depending on the required capacitance and the manufacturing limitations.
- a capacitor dielectric layer (not shown) is disposed between the first conductive layer 72 and the first plug layer 74 , and the first plug layer 74 and the second conductive layer 76 .
- the total capacitance of the three-dimensional capacitor structure in the present invention is the sum of the horizontal capacitance in the horizontal direction and the vertical capacitance in the vertical direction.
- the horizontal capacitance is a result of the capacitances between the first conductive grid 721 and the first conductive island 723 , the capacitances between the second conductive grid 761 and the second conductive island 763 , and the capacitance between the plugs 741 .
- the three-dimensional capacitor structure comprises a vertical capacitance, which is a result of a capacitance between the first conductive ring and the second conductive grid, and a capacitance between the second conductive ring and the first conductive grid.
- the above-mentioned first conductive layer 72 , the first plug layer 74 , and the second conductive layer 76 form the basic unit of the three-dimensional capacitor structure 70 in the present invention.
- the first conductive layer 72 and the second conductive layer 76 are supplied with different voltages, for example they individually connect with a positive voltage and a negative voltage.
- the three-dimensional capacitor structure 70 of the present invention is not limited to the above-mentioned three stacked structures, and can be altered depending on the capacitance or the layers of the metal interconnection.
- the three-dimensional capacitor structure in the present invention can change to consist of five conductive layers and four plug layers.
- FIG. 9 is a schematic diagram of a three-dimensional capacitor structure of another embodiment according to the present invention.
- FIG. 10 is a schematic sectional diagram of the three-dimensional capacitor structure, taken across section X-X of FIG. 9 .
- the embodiment takes as an example a three-dimensional capacitor structure made from five conductive layers and four plug layers. As FIG.
- a three-dimensional capacitor structure 70 comprises (from bottom to top) a first conductive layer 72 , a first plug layer 74 , a second conductive layer 76 , a second plug layer 78 , a third conductive layer 80 , a third plug layer 82 , a fourth conductive layer 84 , a fourth plug layer 86 , and a fifth conductive layer 88 . Additionally, there are capacitor dielectric layers (not shown) among each layer. As FIG. 9 shows, a three-dimensional capacitor structure 70 is manufactured by stacking. The conductive grids of an odd conductive layer and the conductive islands of an even conductive layer are connected electrically by plugs.
- the conductive grids of an even conductive layer and the conductive island of an odd conductive layer are also connected electrically by the plugs.
- the three-dimensional capacitor structure 90 is utilized as a capacitor.
- the total capacitance is the sum of the horizontal capacitance in the horizontal direction and the vertical capacitance in the vertical direction.
- the horizontal capacitance is the capacitance between the same level conductive grid and the conductive island (equal to the capacitance between the first conductive grid 721 and the first conductive island 723 , and between the second conductive grid 761 and the second conductive island 763 , as shown in FIGS.
- the vertical capacitance is a result of the capacitance between a different level conductive grid and an adjacent conductive grid (e.g. the capacitance between the first conductive ring 724 and the second conductive grid 761 , and the capacitance between the second conductive ring 764 and the first conductive grid 721 ).
- the three-dimensional capacitor structure in the present invention has low resistance, high matching, and high capacitance, and effectively improves the integration of the integrated circuits.
- the present invention is not limited to the above-mentioned embodiments, and can be modified appropriately.
- the horizontal cross-sections of the plug, the conductive grid or the conductive island are not limited to being a square shape; they could be circular, square, rectangular, or polygonal, under different demands of the capacitor and manufacturing conditions.
- the conductive ring could be circular, rectangular, or a polygonal ring.
- the material of the conductive layer can be selected from metal, poly-silicon or semiconductor etc. according to the electrical performance, and the capacitor dielectric layer could be selected from materials under the demand of the capacitance.
- the corresponding position of the conductive grid and the conductive island of each conductive layer could be modified appropriately, and is not limited to the above-mentioned embodiments.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a capacitor structure, and more particularly, to a three-dimensional capacitor structure having low resistance and high matching.
- 2. Description of the Prior Art
- Capacitor structures are able to store charges, and can be applied to many sorts of integrated circuits, such as RFIC and MMIC. A capacitor structure consists of two parallel electrical plates with an insulation layer between thereof. Please refer to
FIG. 1 .FIG. 1 is a schematic diagram of a metal-insulator-metal (MIM) capacitor structure according to the prior art. AsFIG. 1 shows, theMIM capacitor structure 10 comprises asubstrate 12, a firstelectrical plate 14 disposed on thesubstrate 12, a capacitordielectric layer 16 located on the firstelectrical plate 14, and a secondelectrical plate 18 disposed on the capacitordielectric layer 16. - An inter-digitated capacitor structure has been gradually replacing the conventional MIM capacitor structure. U.S. Pat. No. 5,583,359 discloses an inter-digitated capacitor structure. Please refer to
FIGS. 2-3 .FIG. 2 is a schematic external diagram of a prior art inter-digitatedcapacitor structure 30.FIG. 3 is a schematic sectional diagram of the prior art inter-digitatedcapacitor structure 30, taken across sections III-III ofFIG. 2 . AsFIGS. 2-3 show, the priorinter-digitated capacitor structure 30 is composed of a first electrode structure and a second electrode structure. The first electrode structure comprises a plurality offirst metal patterns 32 stacked vertically with respect to each other. The second electrode structure comprises a plurality ofsecond metal patterns 34 stacked vertically with respect to each other. In addition, eachfirst metal pattern 32 comprises a firstperipheral part 321 and a plurality offirst finger parts 322 connected to the firstperipheral part 321. Eachsecond metal pattern 34 comprises a secondperipheral part 341 and a plurality ofsecond finger parts 342 connected to the firstperipheral part 341. Furthermore, a capacitor dielectric layer 38 (not shown inFIG. 2 ) is disposed between eachfirst metal pattern 32 and eachsecond metal pattern 34. The priorinter-digitated capacitor structure 30 further comprises a plurality of firstconnective plugs 40 disposed among the capacitordielectric layers 38 between the firstperipheral parts 321 of eachfirst metal pattern 32, so everyfirst metal pattern 32 electrically connects with each other. Additionally, there are a plurality of secondconnective plugs 42 disposed among the capacitordielectric layer 38 between the secondperipheral parts 341 of eachsecond metal pattern 34, so everysecond metal pattern 34 electrically connects with each other. - As
FIG. 2 shows, thefirst metal patterns 32 connected with each other by the firstconnective plugs 40 make up a first electrode structure. Thesecond metal patterns 34 connected with each other by the secondconnective plugs 42 make up a second electrode structure. Furthermore, thefirst metal patterns 32, thesecond metal patterns 34, and the capacitor dielectric layer between thefirst metal patterns 32 and thesecond metal patterns 34 form the priorinter-digitated capacitor structure 30. AsFIG. 3 shows, thefirst finger parts 322 of thefirst metal patterns 32 are connected to a positive voltage, and thesecond finger parts 342 of thesecond metal patterns 34 are connected to a negative voltage. - The prior inter-digitated capacitor structure has another embodiment. Please refer to
FIGS. 4-5 .FIG. 4 is a schematic external diagram of a prior inter-digitatedcapacitor structure 50.FIG. 5 is a schematic sectional diagram of the priorinter-digitated capacitor structure 50, taken across sections V-V ofFIG. 4 . AsFIGS. 4-5 show, the priorinter-digitated capacitor structure 50 consists of a first electrode structure and a second electrode structure. The first electrode structure comprises a plurality offirst metal patterns 52 stacked vertically with respect to each other. The second electrode structure comprises a plurality ofsecond metal patterns 54 stacked vertically with respect to each other. In addition, eachfirst metal pattern 52 comprises a firstperipheral part 521 and a plurality offirst finger parts 522 connected with the firstperipheral part 521. Eachsecond metal pattern 54 comprises a secondperipheral part 541 and a plurality ofsecond finger parts 542 connected with the firstperipheral part 541. Furthermore, between eachfirst metal pattern 52 and each second metal pattern 54 a capacitor dielectric layer 58 (not shown inFIG. 4 ) is disposed. The priorinter-digitated capacitor structure 50 further comprises a plurality of firstconnective plugs 60 disposed among the capacitordielectric layers 58 between the firstperipheral parts 521 of eachfirst metal pattern 52, so everyfirst metal pattern 52 electrically connects with each other. Additionally a plurality of secondconnective plugs 62 are disposed among the capacitordielectric layers 58 between the secondperipheral parts 541 of eachsecond metal pattern 54, so everysecond metal pattern 54 electrically connects with each other. - As
FIGS. 4-5 show, the difference between the inter-digitated capacitor structure ofFIGS. 2-3 and the inter-digitated capacitor structure ofFIGS. 4-5 is that the first electrode structure of theinter-digitated capacitor structure 50 is mismatched with the second electrode structure. Therefore, afirst finger part 522 combined with foursecond finger parts 542 that are respectively adjacent to thefirst finger part 522 will form a capacitor. - Compared with the MIM capacitor structure, the inter-digitated capacitor structure has better capacitance while it maintains the same size. The capacitance, however, is not the only consideration of the capacitor structure. Because the finger parts of the inter-digitated capacitor structure have longer lengths, and the finger parts are only connected electrically on one side, the resistance is correspondingly high, and the matching of the inter-digitated capacitor structure needs to be improved.
- It is therefore one objective of the claimed invention to provide a three-dimensional capacitor structure having a low resistance, and high matching.
- In one aspect of the claimed invention a three-dimensional capacitor structure is provided. The three-dimensional capacitor structure has a first conductive layer, a second conductive layer disposed above the first conductive layer, and a plug layer disposed therebetween. The first conductive layer is divided into a plurality of grid units arranged in a matrix. The first conductive layer comprises a plurality of first conductive grids and a plurality of first circular holes. In the grid units of odd rows, the first conductive grids are disposed in the grid units of odd columns, and the first circular holes are disposed in the grid units of even columns. In the grid units of even rows, the first conductive grids are disposed in the grid units of even columns, and the first circular holes are disposed in the grid units of odd columns. A centre of each first circular hole further comprises a first conductive island, and each first conductive island is not connected electrically with the first conductive grids. The second conductive layer is divided into a plurality of grid units corresponding to the grid units of the first conductive layer. The second conductive layer comprises a plurality of second conductive grids and a plurality of second circular holes. In the grid units of odd rows, the second conductive grids are disposed in the grid units of even columns, and the second circular holes are disposed in the grid units of odd columns. In the grid units of the even rows, the second conductive grids are disposed in the grid units of odd columns, and the second circular holes are disposed in the gird units of even columns. A centre of the second circular holes further comprises a second conductive island, and each second conductive island being not connected electrically with the second conductive grids. The plug layer comprises a plurality of plugs, where each plug is located individually between each first conductive island and each second conductive grid, and between each first conductive grid and the second conductive island.
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
-
FIG. 1 is a schematic diagram of a metal-insulator-metal (MIM) capacitor structure according to the prior art. -
FIG. 2 is a schematic external diagram of a prior inter-digitated capacitor structure. -
FIG. 3 is a schematic sectional diagram of the prior inter-digitated capacitor structure, taken across section III-III ofFIG. 2 . -
FIG. 4 is a schematic external diagram of a prior inter-digitated capacitor structure. -
FIG. 5 is a schematic sectional diagram of the prior inter-digitated capacitor structure, taken across section V-V ofFIG. 4 . -
FIGS. 6-8 are schematic layout diagrams of a three-dimensional capacitor structure of an embodiment according to the present invention. -
FIG. 9 is a schematic diagram of a three-dimensional capacitor structure of an embodiment according to the present invention. -
FIG. 10 is a schematic sectional diagram of the three-dimensional capacitor structure, taken across section X-X ofFIG. 9 . - Please refer to
FIGS. 6-8 .FIGS. 6-8 are schematic layout diagrams of a three-dimensional capacitor structure of an embodiment according to the present invention. AsFIG. 6 shows, the three-dimensional capacitor structure 70 comprises a first conductive layer (a first metal layer) 72, which is divided into a plurality of grid units arranged in a matrix. The firstconductive layer 72 comprises a plurality of firstconductive grids 721 and a plurality of firstcircular holes 722. In odd rows of the grid units, the firstconductive grid 721 is disposed in an odd column of the grid unit, and the firstcircular hole 722 is disposed in an even column of the grid unit. In even rows of the grid unit, the firstconductive grid 721 is disposed in an even column of the grid unit, and the firstcircular hole 722 is disposed in an odd column of the grid unit. The centre of each firstcircular hole 722 further comprises a firstconductive island 723, where each firstconductive island 723 does not connect electrically with a firstconductive grid 721. Each the grid unit of even column in the odd row and each grid unit of the odd column in the even row further comprise a firstconductive ring 724. Each firstconductive ring 724 surrounds the corresponding firstcircular hole 722, and connects with the firstconductive grid 721 to increase the capacitance. - As
FIG. 7 shows, the three-dimensional capacitor structure 70 further comprises afirst plug layer 74 stacked above the firstconductive layer 72. Thefirst plug layer 74 comprises a plurality ofplugs 741, where each plug 741 is individually disposed on each firstconductive island 723 and each firstconductive grid 721. - As
FIG. 8 shows, the three-dimensional capacitor structure 70 comprises a second conductive layer (a second metal layer) 76 stacked on thefirst plug layer 74, and the secondconductive layer 76 is divided into a plurality of grid units corresponding to the grid units of the firstconductive layer 72. The secondconductive layer 76 comprises a plurality of secondconductive grids 761 and a plurality of second circular holes 762. In addition, in odd rows of the grid units the secondconductive grids 761 are disposed in the even columns of the grid units, and the secondcircular holes 762 are disposed in the odd columns of the grid units. In even rows of the grid units the secondconductive grids 761 are disposed in the odd columns, and the secondcircular holes 762 are disposed in the even columns. Furthermore, the centre of each secondcircular hole 762 comprises a secondconductive island 763, where each secondconductive island 763 does not connect electrically with each secondconductive grid 761. In the same way as before, each the grid unit of odd column in the odd row and each grid unit of even column in the even row further comprise a secondconductive ring 764. Each secondconductive ring 764 surrounds the corresponding secondcircular hole 762, and connects with the secondconductive grid 761 to increase the capacitance. - Furthermore, in this embodiment, the horizontal cross-sectional areas of each first
conductive island 723 and each secondconductive island 763 are slightly larger than the horizontal cross-sectional areas of eachplug 741. The horizontal cross-section areas of the firstconductive island 723, the secondconductive island 763, and theplug 741 can change depending on the required capacitance and the manufacturing limitations. A capacitor dielectric layer (not shown) is disposed between the firstconductive layer 72 and thefirst plug layer 74, and thefirst plug layer 74 and the secondconductive layer 76. - To sum up the aforementioned embodiments, the total capacitance of the three-dimensional capacitor structure in the present invention is the sum of the horizontal capacitance in the horizontal direction and the vertical capacitance in the vertical direction. The horizontal capacitance is a result of the capacitances between the first
conductive grid 721 and the firstconductive island 723, the capacitances between the secondconductive grid 761 and the secondconductive island 763, and the capacitance between theplugs 741. The three-dimensional capacitor structure comprises a vertical capacitance, which is a result of a capacitance between the first conductive ring and the second conductive grid, and a capacitance between the second conductive ring and the first conductive grid. - The above-mentioned first
conductive layer 72, thefirst plug layer 74, and the secondconductive layer 76 form the basic unit of the three-dimensional capacitor structure 70 in the present invention. The firstconductive layer 72 and the secondconductive layer 76 are supplied with different voltages, for example they individually connect with a positive voltage and a negative voltage. Furthermore, in real application, the three-dimensional capacitor structure 70 of the present invention is not limited to the above-mentioned three stacked structures, and can be altered depending on the capacitance or the layers of the metal interconnection. For example, the three-dimensional capacitor structure in the present invention can change to consist of five conductive layers and four plug layers. - Please refer to
FIGS. 9-10 .FIG. 9 is a schematic diagram of a three-dimensional capacitor structure of another embodiment according to the present invention.FIG. 10 is a schematic sectional diagram of the three-dimensional capacitor structure, taken across section X-X ofFIG. 9 . The embodiment takes as an example a three-dimensional capacitor structure made from five conductive layers and four plug layers. AsFIG. 9 shows, a three-dimensional capacitor structure 70 comprises (from bottom to top) a firstconductive layer 72, afirst plug layer 74, a secondconductive layer 76, asecond plug layer 78, a thirdconductive layer 80, athird plug layer 82, a fourthconductive layer 84, afourth plug layer 86, and a fifthconductive layer 88. Additionally, there are capacitor dielectric layers (not shown) among each layer. AsFIG. 9 shows, a three-dimensional capacitor structure 70 is manufactured by stacking. The conductive grids of an odd conductive layer and the conductive islands of an even conductive layer are connected electrically by plugs. The conductive grids of an even conductive layer and the conductive island of an odd conductive layer are also connected electrically by the plugs. AsFIG. 10 shows, when the odd conductive layer and even conductive layer individually connect with different voltages, the three-dimensional capacitor structure 90 is utilized as a capacitor. The total capacitance is the sum of the horizontal capacitance in the horizontal direction and the vertical capacitance in the vertical direction. The horizontal capacitance is the capacitance between the same level conductive grid and the conductive island (equal to the capacitance between the firstconductive grid 721 and the firstconductive island 723, and between the secondconductive grid 761 and the secondconductive island 763, as shown inFIGS. 6-8 ) added to the capacitance between the same level plugs (e.g. theplug 741 inFIG. 7 ). The vertical capacitance is a result of the capacitance between a different level conductive grid and an adjacent conductive grid (e.g. the capacitance between the firstconductive ring 724 and the secondconductive grid 761, and the capacitance between the secondconductive ring 764 and the first conductive grid 721). - In conclusion, the three-dimensional capacitor structure in the present invention has low resistance, high matching, and high capacitance, and effectively improves the integration of the integrated circuits. Please note that the present invention is not limited to the above-mentioned embodiments, and can be modified appropriately. For example, the horizontal cross-sections of the plug, the conductive grid or the conductive island are not limited to being a square shape; they could be circular, square, rectangular, or polygonal, under different demands of the capacitor and manufacturing conditions. The conductive ring could be circular, rectangular, or a polygonal ring. Moreover, the material of the conductive layer can be selected from metal, poly-silicon or semiconductor etc. according to the electrical performance, and the capacitor dielectric layer could be selected from materials under the demand of the capacitance. The corresponding position of the conductive grid and the conductive island of each conductive layer could be modified appropriately, and is not limited to the above-mentioned embodiments.
- Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (7)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW095105274A TWI271754B (en) | 2006-02-16 | 2006-02-16 | Three-dimensional capacitor structure |
TW095105274 | 2006-02-16 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070187739A1 true US20070187739A1 (en) | 2007-08-16 |
US7298001B1 US7298001B1 (en) | 2007-11-20 |
Family
ID=38367485
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/468,296 Active US7298001B1 (en) | 2006-02-16 | 2006-08-29 | Three-dimensional capacitor structure |
Country Status (2)
Country | Link |
---|---|
US (1) | US7298001B1 (en) |
TW (1) | TWI271754B (en) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090090948A1 (en) * | 2007-10-05 | 2009-04-09 | Renesas Technology Corp. | Semiconductor device and a method of manufacturing the same |
US20100123213A1 (en) * | 2008-11-17 | 2010-05-20 | Shuxian Chen | Metal-insulator-metal capacitors |
US20100127348A1 (en) * | 2008-11-21 | 2010-05-27 | Xilinx, Inc. | Integrated capicitor with cabled plates |
US20100127351A1 (en) * | 2008-11-21 | 2010-05-27 | Xilinx, Inc. | Integrated capacitor with interlinked lateral fins |
US20100284123A1 (en) * | 2009-05-05 | 2010-11-11 | Pulugurtha Markondeyaraj | Systems and methods for fabricating high-density capacitors |
US20100283122A1 (en) * | 2009-05-05 | 2010-11-11 | Pulugurtha Markondeyaraj | Systems and methods for providing high-density capacitors |
WO2012041889A1 (en) * | 2010-09-29 | 2012-04-05 | St-Ericsson Sa | Power routing with integrated decoupling capacitance |
US20130127066A1 (en) * | 2010-08-24 | 2013-05-23 | Infineon Technologies Ag | Integrated Circuit Including Interconnect Levels |
US20140035100A1 (en) * | 2012-06-15 | 2014-02-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Planar interdigitated capacitor structures and methods of forming the same |
US20170110251A1 (en) * | 2015-10-20 | 2017-04-20 | Tdk Corporation | Thin film capacitor |
KR20190056419A (en) * | 2016-10-10 | 2019-05-24 | 후아웨이 테크놀러지 컴퍼니 리미티드 | The capacitor unit, the integrated capacitor, and the resonant unit |
US10770457B2 (en) * | 2018-11-06 | 2020-09-08 | Nxp Usa, Inc. | Compensated alternating polarity capacitive structures |
JP2022540566A (en) * | 2019-06-28 | 2022-09-16 | コアエイチダブリュー セミコンダクター オサケ ユキチュア | Capacitor structure and chip antenna |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100954912B1 (en) * | 2007-12-26 | 2010-04-27 | 주식회사 동부하이텍 | Capacitor |
US8207592B2 (en) * | 2008-11-21 | 2012-06-26 | Xilinx, Inc. | Integrated capacitor with array of crosses |
US7994610B1 (en) | 2008-11-21 | 2011-08-09 | Xilinx, Inc. | Integrated capacitor with tartan cross section |
US7944732B2 (en) * | 2008-11-21 | 2011-05-17 | Xilinx, Inc. | Integrated capacitor with alternating layered segments |
US7994609B2 (en) * | 2008-11-21 | 2011-08-09 | Xilinx, Inc. | Shielding for integrated capacitors |
US8482048B2 (en) * | 2009-07-31 | 2013-07-09 | Alpha & Omega Semiconductor, Inc. | Metal oxide semiconductor field effect transistor integrating a capacitor |
US9941195B2 (en) | 2009-11-10 | 2018-04-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Vertical metal insulator metal capacitor |
US10283443B2 (en) | 2009-11-10 | 2019-05-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Chip package having integrated capacitor |
US9343237B2 (en) | 2009-11-10 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Vertical metal insulator metal capacitor |
US8810002B2 (en) * | 2009-11-10 | 2014-08-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Vertical metal insulator metal capacitor |
US20110261500A1 (en) * | 2010-04-22 | 2011-10-27 | Freescale Semiconductor, Inc. | Back end of line metal-to-metal capacitor structures and related fabrication methods |
US8653844B2 (en) | 2011-03-07 | 2014-02-18 | Xilinx, Inc. | Calibrating device performance within an integrated circuit |
US8941974B2 (en) | 2011-09-09 | 2015-01-27 | Xilinx, Inc. | Interdigitated capacitor having digits of varying width |
US20140159200A1 (en) * | 2012-12-08 | 2014-06-12 | Alvin Leng Sun Loke | High-density stacked planar metal-insulator-metal capacitor structure and method for manufacturing same |
KR102169865B1 (en) * | 2013-09-27 | 2020-10-26 | 에스케이하이닉스 주식회사 | Semiconductor device |
US9270247B2 (en) | 2013-11-27 | 2016-02-23 | Xilinx, Inc. | High quality factor inductive and capacitive circuit structure |
US9524964B2 (en) | 2014-08-14 | 2016-12-20 | Xilinx, Inc. | Capacitor structure in an integrated circuit |
US11489038B2 (en) * | 2017-08-29 | 2022-11-01 | Micron Technology, Inc. | Capacitors having vertical contacts extending through conductive tiers |
EP3742482B1 (en) | 2019-05-24 | 2023-02-22 | Socionext Inc. | Integrated-circuit devices and circuitry comprising the same |
TW202137559A (en) * | 2020-03-30 | 2021-10-01 | 智原科技股份有限公司 | Capacitor |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5583359A (en) * | 1995-03-03 | 1996-12-10 | Northern Telecom Limited | Capacitor structure for an integrated circuit |
US6570210B1 (en) * | 2000-06-19 | 2003-05-27 | Koninklijke Philips Electronics N.V. | Multilayer pillar array capacitor structure for deep sub-micron CMOS |
US6743671B2 (en) * | 2002-08-09 | 2004-06-01 | Ali Corporation | Metal-on-metal capacitor with conductive plate for preventing parasitic capacitance and method of making the same |
US6822312B2 (en) * | 2000-04-07 | 2004-11-23 | Koninklijke Philips Electronics N.V. | Interdigitated multilayer capacitor structure for deep sub-micron CMOS |
US7061746B2 (en) * | 2002-04-19 | 2006-06-13 | Infineon Technologies Ag | Semiconductor component with integrated capacitance structure having a plurality of metallization planes |
US20060226462A1 (en) * | 2005-04-11 | 2006-10-12 | Elpida Memory, Inc. | Semiconductor device having a compensation capacitor in a mesh structure |
US7161204B2 (en) * | 2003-03-17 | 2007-01-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | DRAM capacitor structure with increased electrode support for preventing process damage and exposed electrode surface for increasing capacitor area |
US20070117340A1 (en) * | 2005-08-12 | 2007-05-24 | Anton Steltenpohl | Integrated circuit arrangement with capacitor in an interconnect layer and method |
-
2006
- 2006-02-16 TW TW095105274A patent/TWI271754B/en active
- 2006-08-29 US US11/468,296 patent/US7298001B1/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5583359A (en) * | 1995-03-03 | 1996-12-10 | Northern Telecom Limited | Capacitor structure for an integrated circuit |
US6822312B2 (en) * | 2000-04-07 | 2004-11-23 | Koninklijke Philips Electronics N.V. | Interdigitated multilayer capacitor structure for deep sub-micron CMOS |
US6570210B1 (en) * | 2000-06-19 | 2003-05-27 | Koninklijke Philips Electronics N.V. | Multilayer pillar array capacitor structure for deep sub-micron CMOS |
US7061746B2 (en) * | 2002-04-19 | 2006-06-13 | Infineon Technologies Ag | Semiconductor component with integrated capacitance structure having a plurality of metallization planes |
US6743671B2 (en) * | 2002-08-09 | 2004-06-01 | Ali Corporation | Metal-on-metal capacitor with conductive plate for preventing parasitic capacitance and method of making the same |
US7161204B2 (en) * | 2003-03-17 | 2007-01-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | DRAM capacitor structure with increased electrode support for preventing process damage and exposed electrode surface for increasing capacitor area |
US20060226462A1 (en) * | 2005-04-11 | 2006-10-12 | Elpida Memory, Inc. | Semiconductor device having a compensation capacitor in a mesh structure |
US20070117340A1 (en) * | 2005-08-12 | 2007-05-24 | Anton Steltenpohl | Integrated circuit arrangement with capacitor in an interconnect layer and method |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090090948A1 (en) * | 2007-10-05 | 2009-04-09 | Renesas Technology Corp. | Semiconductor device and a method of manufacturing the same |
US7968924B2 (en) * | 2007-10-05 | 2011-06-28 | Renesas Electronics Corporation | Semiconductor device and a method of manufacturing the same |
US20100123213A1 (en) * | 2008-11-17 | 2010-05-20 | Shuxian Chen | Metal-insulator-metal capacitors |
WO2010056573A3 (en) * | 2008-11-17 | 2010-08-12 | Altera Corporation | Metal-insulator-metal capacitors |
US8716778B2 (en) | 2008-11-17 | 2014-05-06 | Altera Corporation | Metal-insulator-metal capacitors |
US20100127348A1 (en) * | 2008-11-21 | 2010-05-27 | Xilinx, Inc. | Integrated capicitor with cabled plates |
US20100127351A1 (en) * | 2008-11-21 | 2010-05-27 | Xilinx, Inc. | Integrated capacitor with interlinked lateral fins |
TWI409838B (en) * | 2008-11-21 | 2013-09-21 | Xilinx Inc | Integrated capacitor with cabled plates |
US7956438B2 (en) * | 2008-11-21 | 2011-06-07 | Xilinx, Inc. | Integrated capacitor with interlinked lateral fins |
US8362589B2 (en) * | 2008-11-21 | 2013-01-29 | Xilinx, Inc. | Integrated capacitor with cabled plates |
US20100283122A1 (en) * | 2009-05-05 | 2010-11-11 | Pulugurtha Markondeyaraj | Systems and methods for providing high-density capacitors |
US8084841B2 (en) | 2009-05-05 | 2011-12-27 | Georgia Tech Research | Systems and methods for providing high-density capacitors |
US20100284123A1 (en) * | 2009-05-05 | 2010-11-11 | Pulugurtha Markondeyaraj | Systems and methods for fabricating high-density capacitors |
DE102011052471B4 (en) | 2010-08-24 | 2019-08-22 | Infineon Technologies Ag | Integrated circuit with connection levels |
US20130127066A1 (en) * | 2010-08-24 | 2013-05-23 | Infineon Technologies Ag | Integrated Circuit Including Interconnect Levels |
US8766444B2 (en) * | 2010-08-24 | 2014-07-01 | Infineon Technologies Ag | Integrated circuit including interconnect levels |
US8881087B2 (en) | 2010-09-29 | 2014-11-04 | St-Ericsson Sa | Power routing with integrated decoupling capacitance |
WO2012041889A1 (en) * | 2010-09-29 | 2012-04-05 | St-Ericsson Sa | Power routing with integrated decoupling capacitance |
US20140035100A1 (en) * | 2012-06-15 | 2014-02-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Planar interdigitated capacitor structures and methods of forming the same |
US9224800B2 (en) * | 2012-06-15 | 2015-12-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Planar interdigitated capacitor structures and methods of forming the same |
US20170110251A1 (en) * | 2015-10-20 | 2017-04-20 | Tdk Corporation | Thin film capacitor |
US10840025B2 (en) * | 2015-10-20 | 2020-11-17 | Tdk Corporation | Thin film capacitor having an outer layer including a second conductor layer |
EP3509079A4 (en) * | 2016-10-10 | 2019-10-30 | Huawei Technologies Co., Ltd. | Capacitor unit, integrated capacitor and resonant unit |
CN110970561A (en) * | 2016-10-10 | 2020-04-07 | 华为技术有限公司 | Capacitor unit, integrated capacitor and resonance unit |
KR20190056419A (en) * | 2016-10-10 | 2019-05-24 | 후아웨이 테크놀러지 컴퍼니 리미티드 | The capacitor unit, the integrated capacitor, and the resonant unit |
KR102227706B1 (en) * | 2016-10-10 | 2021-03-15 | 후아웨이 테크놀러지 컴퍼니 리미티드 | Capacitor unit, integrated capacitor, and resonant unit |
US10998873B2 (en) | 2016-10-10 | 2021-05-04 | Huawei Technologies Co., Ltd. | Capacitor unit, integrated capacitor, and resonance unit |
US10770457B2 (en) * | 2018-11-06 | 2020-09-08 | Nxp Usa, Inc. | Compensated alternating polarity capacitive structures |
JP2022540566A (en) * | 2019-06-28 | 2022-09-16 | コアエイチダブリュー セミコンダクター オサケ ユキチュア | Capacitor structure and chip antenna |
JP7289379B2 (en) | 2019-06-28 | 2023-06-09 | コアエイチダブリュー セミコンダクター オサケ ユキチュア | Capacitor structure and chip antenna |
Also Published As
Publication number | Publication date |
---|---|
TW200733156A (en) | 2007-09-01 |
US7298001B1 (en) | 2007-11-20 |
TWI271754B (en) | 2007-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7298001B1 (en) | Three-dimensional capacitor structure | |
US7339225B2 (en) | Capacitor structure | |
US7161228B1 (en) | Three-dimensional integrated capacitance structure | |
JP4805600B2 (en) | Semiconductor device | |
US7462912B2 (en) | Semiconductor memory device having power decoupling capacitor | |
US7274085B1 (en) | Capacitor structure | |
US7872852B2 (en) | Conductive structure having capacitor | |
CN101826561B (en) | Method of forming stacked capacitor dram cells | |
US8133792B2 (en) | Method for reducing capacitance variation between capacitors | |
US20070241425A1 (en) | Three-dimensional capacitor structure | |
US20150022948A1 (en) | Capacitor structure | |
CN103050549A (en) | Metal-oxide-metal capacitor structure | |
US20110057293A1 (en) | Metal-oxide-metal capacitor having low parasitic capacitor | |
CN109427787A (en) | Semiconductor storage | |
US7230434B1 (en) | Multi-layered capacitor | |
US8159045B2 (en) | Semiconductor device with shield line disposed between capacitors | |
US7919832B2 (en) | Stack resistor structure for integrated circuits | |
US20060157770A1 (en) | Metal-to-metal capacitor | |
US20090225490A1 (en) | Capacitor structure | |
CN111128952B (en) | Metal-oxide-metal capacitor structure | |
US6600209B1 (en) | Mesh capacitor structure in an integrated circuit | |
EP1943666B1 (en) | Capacitor structure | |
CN100454550C (en) | Capacitance structure | |
CN108123037B (en) | MIM capacitor and manufacturing method thereof | |
CN111009514B (en) | Capacitor element unit for semiconductor device and semiconductor device thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: JMICRON TECHNOLOGY CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIU, LI-KUO;LIN, CHIEN-CHIA;REEL/FRAME:018187/0096 Effective date: 20060516 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2553); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 12 |