US20070161206A1 - Isolation structure for strained channel transistors - Google Patents
Isolation structure for strained channel transistors Download PDFInfo
- Publication number
- US20070161206A1 US20070161206A1 US11/586,936 US58693606A US2007161206A1 US 20070161206 A1 US20070161206 A1 US 20070161206A1 US 58693606 A US58693606 A US 58693606A US 2007161206 A1 US2007161206 A1 US 2007161206A1
- Authority
- US
- United States
- Prior art keywords
- trench
- liner
- nitrogen
- forming
- gap filler
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000002955 isolation Methods 0.000 title claims abstract description 47
- 238000000034 method Methods 0.000 claims abstract description 70
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 claims abstract description 46
- 239000000945 filler Substances 0.000 claims abstract description 25
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 31
- 229910052710 silicon Inorganic materials 0.000 claims description 31
- 239000010703 silicon Substances 0.000 claims description 31
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 29
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 29
- 239000000463 material Substances 0.000 claims description 25
- 239000000758 substrate Substances 0.000 claims description 20
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 12
- 150000004767 nitrides Chemical class 0.000 claims description 11
- 238000004518 low pressure chemical vapour deposition Methods 0.000 claims description 10
- 230000003647 oxidation Effects 0.000 claims description 10
- 238000007254 oxidation reaction Methods 0.000 claims description 10
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 10
- 239000000126 substance Substances 0.000 claims description 10
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 8
- 239000004065 semiconductor Substances 0.000 claims description 6
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 claims description 4
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 claims description 4
- 229910052731 fluorine Inorganic materials 0.000 claims description 4
- 239000011737 fluorine Substances 0.000 claims description 4
- 229910052757 nitrogen Inorganic materials 0.000 claims description 4
- 238000001020 plasma etching Methods 0.000 claims description 4
- 230000001698 pyrogenic effect Effects 0.000 claims description 4
- 238000005229 chemical vapour deposition Methods 0.000 claims description 3
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims description 2
- 229910021529 ammonia Inorganic materials 0.000 claims description 2
- 239000007789 gas Substances 0.000 claims description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 2
- 239000002243 precursor Substances 0.000 claims description 2
- 229910000077 silane Inorganic materials 0.000 claims description 2
- 244000208734 Pisonia aculeata Species 0.000 claims 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 20
- 238000000151 deposition Methods 0.000 description 7
- 230000008021 deposition Effects 0.000 description 7
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 6
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 5
- 238000013459 approach Methods 0.000 description 5
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 3
- 239000007858 starting material Substances 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 229910052786 argon Inorganic materials 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 238000007517 polishing process Methods 0.000 description 2
- 229910020286 SiOxNy Inorganic materials 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 230000001010 compromised effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 125000004435 hydrogen atom Chemical class [H]* 0.000 description 1
- 229910052754 neon Inorganic materials 0.000 description 1
- GKAOGPIIYCISHV-UHFFFAOYSA-N neon atom Chemical compound [Ne] GKAOGPIIYCISHV-UHFFFAOYSA-N 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000005549 size reduction Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 229910052724 xenon Inorganic materials 0.000 description 1
- FHNFHKCVQCLJFQ-UHFFFAOYSA-N xenon atom Chemical compound [Xe] FHNFHKCVQCLJFQ-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7846—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the lateral device isolation region, e.g. STI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
Definitions
- the present disclosure relates generally to the field of semiconductor devices, and more particularly to strained channel transistors with enhanced performance using improved isolation regions and the method for making same.
- MOSFET metal-oxide-semiconductor field-effect transistor
- size reduction of the metal-oxide-semiconductor field-effect transistor has enabled the continued improvement in speed performance, density, and cost per unit function of integrated circuits over the past few decades.
- strain may be introduced in the transistor channel for improving carrier mobility. Therefore, strain-induced mobility enhancement is another way to improve transistor performance in addition to device scaling.
- Several existing approaches of introducing strain in the transistor channel region have been proposed.
- a relaxed silicon germanium (SiGe) buffer layer 102 is provided beneath the channel region, as shown in FIG. 1 ( a ).
- the relaxed SiGe buffer layer 102 has a larger lattice constant compared to relaxed Si 104 , and a thin layer of epitaxial Si 106 grown on relaxed SiGe 102 will have its lattice stretched in the lateral direction, i.e. it will be under biaxial tensile strain. This is illustrated in FIG. 1 ( b ). Therefore, a transistor formed on the epitaxial strained silicon layer 106 will have a channel region that is under biaxial tensile strain.
- the relaxed SiGe buffer layer 102 can be thought of as a stressor that introduces strain in the channel region.
- the stressor in this case, is placed below the transistor channel region.
- Significant mobility enhancement has been reported for both electrons and holes in bulk transistors using a silicon channel under biaxial tensile strain.
- the epitaxial silicon layer 106 is strained before the formation of the transistor. Therefore, there are concerns about possible strain relaxation upon subsequent CMOS processing where high temperatures are used.
- An example of a high temperature process step in CMOS processing is the formation of an isolation structure, such as shallow trench isolation, to electrically isolate devices from one another.
- a silicon oxide liner 204 is typically thermally grown at temperatures ranging from 900 to 1100 degrees Celsius. The high temperatures can potentially cause strain relaxation and reduce the tensile strain in the tensile strained silicon channel region 206 .
- the trench isolation structure 208 contributes a significant compressive strain component 212 to the channel region 206 .
- the compressive strain component 212 contributed by the oxide-filled trench isolation structure 208 cancels out a portion of the tensile strain component of the tensile strained silicon substrate 210 constituting the channel region 206 .
- the strain-induced performance enhancement is reduced significantly.
- the compressive strain results from sidewall oxidation and volume expansion of the silicon oxide material in the trench.
- the present disclosure provides a system and method for forming an improved isolation structure for strained channel transistors.
- an isolation structure comprising a trench filled with a silicon oxide liner, a nitrogen-containing liner, and a gap filler.
- an isolation structure is formed comprising a trench filled with a nitrogen-containing liner and a gap filler.
- the nitrogen-containing liner enables the isolation structure to reduce compressive strain contribution to the channel region.
- the nitrogen-containing liner minimizes confined volume expansion and reduces compressive stress in the surrounding active region.
- FIGS. 1 ( a )-( b ) illustrate the cross-section of a conventional strained silicon transistor with a relaxed SiGe and the illustration of the origin of strain in the Si/SiGe hetero-structure, respectively.
- FIG. 2 illustrates a transistor formed in an active region isolated shallow trench isolation (STI).
- STI shallow trench isolation
- FIGS. 3 ( a )-( b ) illustrate a novel low-stress isolation structure for the strained silicon transistor according to one example of the present disclosure.
- FIGS. 4 ( a )-( e ) illustrate a first method of manufacturing a novel low-stress isolation structure for the strained silicon transistor according to another example of the present disclosure.
- FIGS. 5 ( a )-( e ) illustrate a second method of manufacturing a novel low-stress isolation structure for the strained silicon transistor according to another example of the present disclosure.
- FIGS. 6 ( a )-( e ) illustrate a third method of manufacturing a novel low-stress isolation structure for the strained silicon transistor according to another example of the present disclosure.
- FIG. 3 ( a ) illustrates a first structure embodiment of the present disclosure.
- the isolation structure 300 for the strained silicon transistor 302 enables the high tensile strain components 304 in the channel region 306 , indicated by the solid arrows, to be maintained.
- the isolation structure 300 illustrated in FIG. 3 ( a ) comprises a trench 308 filled with a silicon oxide liner 310 , a nitrogen-containing liner 312 , and a gap filler 314 .
- the depth of the trench 308 is in the range of 2000 to 6000 angstroms.
- the nitrogen-containing liner 312 contributes to the reduction of compressive strain contribution to the channel region 306 .
- the nitrogen-containing liner 312 acts as an oxidation mask, preventing further oxidation of the trench sidewalls 316 in subsequent processing steps where, because of its slow diffusion rate in the nitrogen-containing liner 312 , oxygen is present in the processing ambient.
- the nitrogen-containing liner 312 minimizes confined volume expansion and reduces compressive stress in the surrounding active region.
- Prior art tensile strained silicon transistors do not employ the nitrogen-containing liner 312 and as a result have reduced tensile strain and compromised transistor performance.
- the nitrogen-containing liner 312 is comprised of silicon nitride, Si 3 N 4 .
- the nitrogen-containing liner 312 may also be comprised of a silicon oxynitride SiO x N y material or a nitrogen-doped silicon oxide material, where the atomic percentage of nitrogen in the nitrogen-containing liner 312 may be in the range of 5 to 60 percent (%). It is understood, however, that other materials with oxygen diffusion rates lower than that of silicon oxide may be used.
- an isolation structure 300 with a nitrogen-containing liner 312 the compressive strain contribution by the isolation structure 300 to the channel region 306 is reduced, so that the channel region 306 is entirely or almost entirely strained by the relaxed silicon-germanium (SiGe) layer 318 underlying the channel region 306 .
- the present embodiment provides a strained silicon layer 320 totally tensile strained by the underlying relaxed SiGe layer 318 and can be negligibly compressive-strained by the isolation structure 300 .
- FIG. 3 ( b ) illustrates a second structure embodiment of the present disclosure.
- the second structure embodiment of FIG. 3 ( b ) differs from the first structure embodiment described above and illustrated in FIG. 3 ( a ) in that the nitrogen-containing liner 313 in FIG. 3 ( b ) is in direct contact with the trench sidewall surface 317 .
- the silicon oxide liner 310 of the first embodiment in FIG. 3 ( a ) is not used in this embodiment.
- this structure further reduces the thermal budget associated with the isolation structure 301 formation process and further improves the ability of the nitrogen-containing liner 313 to block oxidation of the trench sidewall surface 317 .
- the nitrogen-containing liner 313 may exert a beneficial strain on the channel region 307 .
- the nitrogen-containing liner 313 itself may be formed under tensile stress, and therefore induces a vertical compressive strain on the region of the strained silicon layer 321 in its immediate vicinity. This vertical compressive strain provides an additional biaxial tensile strain component to the channel region 307 . Therefore, the preferred embodiment of FIG. 3 ( b ) reduces the compressive strain contribution by the isolation structure 301 on the channel region 307 and potentially could strengthen the in-plane tensile strain component 305 that is beneficial to the strained channel transistor 303 for additional boost in speed performance.
- FIGS. 4 ( a )-( e ) illustrate a first method embodiment of the present disclosure, describing a process flow for forming strained silicon transistors with reduced thermal budget and reduced compressive strain contribution by the isolation structure to the channel region.
- the isolation structure 400 preferably comprises a nitrogen-containing liner 440 in direct contact with the trench sidewall surface 445 .
- the nitrogen-containing liner 440 can be a single silicon nitride layer or a silicon oxynitride layer.
- the nitrogen content of the nitrogen-containing liner 440 may be in the range of 5 to 60 percent (%) by atomic percentage.
- a substrate comprising a strained silicon layer 405 FIG.
- Such a substrate may further comprise a graded SiGe buffer layer 415 , and may further comprise a silicon substrate 420 underlying the graded SiGe buffer layer 415 .
- a first patterned mask is formed on the substrate, and the trenches 425 are etched into the substrate, as shown in FIG. 4 ( a ).
- the first patterned mask is preferably comprised of a silicon nitride layer 430 overlying a pad oxide layer 435 .
- the pad oxide layer 435 is preferably comprised of silicon oxide.
- a conventional anisotropic plasma etching with fluorine chemistry is used to etch the isolation trenches 425 .
- FIG. 4 ( b ) illustrates the formation of a nitrogen-containing liner 440 in the isolation structure.
- the nitrogen-containing liner 440 may be formed by low-pressure chemical vapor deposition (LPCVD), for example.
- LPCVD low-pressure chemical vapor deposition
- the nitrogen-containing liner 440 is preferably formed to a thickness of about 10 to 500 angstroms, although smaller or larger thicknesses than the specified range may be used.
- the nitrogen-containing liner 440 is preferably a high tensile stress conformal nitride, Si 3 N 4 , liner.
- the chemical vapor deposition process may use precursor gases such as ammonia and silane.
- the typical deposition temperature is between 550 and 900 degrees Celsius.
- a trench filing material, the gap filler 460 preferably silicon oxide, is filled into the trenches 425 .
- the gap filler 460 may be a combination of trench filling materials, such as a combination of CVD silicon oxide and CVD poly-crystalline silicon. After deposition, the gap filler 460 is densified by either a pyrogenic oxidation anneal at a temperature of 800 degrees Celsius or a conventional annealing step in argon ambient at 1000 degree Celsius.
- the cross-section in FIG. 4 ( c ) illustrates the chemical mechanical polishing step performed to planarize the surface of the wafer.
- the first patterned mask can be removed.
- the first patterned mask comprises a silicon nitride or pad nitride 430 on a silicon oxide stack or pad oxide 435 .
- the cross-section in FIG. 4 ( d ) illustrates the removal of the first patterned mask by an etch in hot phosphoric acid followed by an etch in dilute hydrofluoric acid. It thus exposes the nitrogen-containing liner 440 through two recesses 465 .
- the strained Si areas 408 on both sides of the trench are now covered by the pad oxide 435 .
- there are materials between the relaxed Si and the pad oxide layer 435 they can also be removed.
- FIG. 4 ( e ) illustrates the stripping of the pad oxide 435 by aqueous HF. Transistors may then be formed in the active regions with a surface comprising the strained silicon layer 405 .
- FIGS. 5 ( a )-( e ) illustrate a second method embodiment of the present disclosure, describing a process flow for forming strained silicon transistors with reduced thermal budget and compressive strain contribution by the isolation structure to the channel region.
- the isolation structure 500 preferably comprises a nitrogen-containing liner 550 overlying a silicon oxide liner 555 .
- the silicon oxide liner 555 is formed by chemical vapor deposition, preferably plasma-enhanced chemical vapor deposition (PECVD).
- PECVD plasma-enhanced chemical vapor deposition
- the silicon oxide liner 555 is in direct contact with the trench sidewall surface 565 .
- a substrate comprising a strained silicon layer 505 overlying a relaxed silicon-germanium (SiGe) layer 510 is used as the starting material.
- the starting substrate may further comprise a silicon substrate 520 underlying a graded SiGe buffer layer 515 .
- a first patterned mask is formed on the substrate, and trenches 525 are etched into the substrate, as illustrated in FIG. 5 ( a ).
- the first patterned mask is preferably comprised of a silicon nitride layer 530 overlying a pad oxide layer 535 .
- the pad oxide layer 535 is preferably comprised of silicon oxide.
- a conventional anisotropic plasma etching with fluorine chemistry is used to etch the isolation trenches 525 .
- the wafer may be subject to a chemical treatment to result in a pull back of the first patterned mask.
- the pull back distance 540 as illustrated in FIG.
- the chemical treatment may be a wet etch process in hot phosphoric acid at a temperature in the range of 150 to 180 degrees Celsius.
- the chemical treatment may further comprise a wet etch in dilute hydrochloric acid.
- a corner rounding process may be performed producing rounded corners 545 .
- the rounded corners 545 may be convex rounded corners (top corners at the trench 525 edge) or concave rounded corners (bottom corners at the trench 525 bottom).
- the corner rounding process is preferably an annealing process at temperatures in the range of 700 to 950 degrees Celsius in a gaseous ambient.
- the gaseous ambient may be comprised of hydrogen, helium, neon, argon, xenon, or any combination thereof.
- the cross-section illustrated in FIG. 5 ( b ) involves the deposition of the silicon oxide liner 555 , the deposition of the nitrogen-containing liner 550 , and the deposition of the gap filler material 560 .
- the gap filler material 560 is preferably silicon oxide.
- a planarization step preferably using a chemical mechanical polishing process, is performed.
- the resulting cross-section is illustrated in FIG. 5 ( c ).
- the pad nitride 530 is then removed.
- the resulting cross-section is illustrated in FIG. 5 ( d ).
- the pad oxide 535 is then removed.
- the resulting cross-section is illustrated in FIG. 5 ( e ).
- Transistors may then be formed in the active regions with a surface comprising the strained silicon layer 505 .
- FIGS. 6 ( a )-( e ) illustrate a third method embodiment of the present disclosure, describing a process flow for forming strained silicon transistors with reduced thermal budget and compressive strain contribution by the isolation structure to the channel region.
- the isolation structure 600 comprises a nitrogen-containing liner 650 overlying a silicon oxide liner 645 .
- the third method embodiment differs from the second method embodiment of the present disclosure in that the silicon oxide liner 645 of the third method embodiment is formed by a thermal oxidation process.
- the thermally grown silicon oxide liner 645 is in direct contact with the trench sidewall surface 660 . Since the growth of the thermal oxide results in rounded corners, the corner rounding process is optional.
- a substrate comprising a strained silicon layer 605 overlying a relaxed silicon-germanium (SiGe) layer 610 is used as the starting material.
- a first patterned mask is formed on the substrate, and trenches 625 are etched into the substrate, as illustrated in FIG. 6 ( a ).
- the first patterned mask is preferably comprised of a silicon nitride layer 630 overlying a pad oxide layer 635 .
- the pad oxide layer 635 is preferably comprised of silicon oxide.
- a conventional anistropic plasma etching with fluorine chemistry is used to etch the isolation trenches 625 . Following the formation of the trenches 625 , the wafer may be subject to a chemical treatment resulting in a pull back of the first patterned mask.
- the pull back distance 640 may be in the range of 50 to 1000 angstroms.
- the chemical treatment may be a wet etch process in hot phosphoric acid at a temperature in the range of 150 to 180 degrees Celsius.
- the chemical treatment may further comprise a wet etch in dilute hydrochloric acid.
- a corner rounding process as previously described may optionally be performed.
- the cross-section illustrated in FIG. 6 ( b ) involves the thermal growth of a silicon oxide liner 645 , the deposition of the nitrogen-containing liner 650 , and the deposition of the gap filler material 655 .
- the gap filler material 655 is preferably silicon oxide.
- a planarization step preferably using a chemical mechanical polishing process, is performed.
- the resulting cross-section is illustrated in FIG. 6 ( c ).
- the pad nitride 630 is then removed.
- the resulting cross-section is illustrated in FIG. 6 ( d ).
- the pad oxide 635 is then removed.
- the resulting cross-section is illustrated in FIG. 6 ( e ).
- Transistors may then be formed in the active regions with a surface comprising the strained silicon layer 605 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Element Separation (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
A method and system is disclosed for forming an improved isolation structure for strained channel transistors. In one example, an isolation structure is formed comprising a trench filled with a nitrogen-containing liner and a gap filler. The nitrogen-containing liner enables the isolation structure to reduce compressive strain contribution to the channel region.
Description
- This application is a divisional of co-pending U.S. patent application Ser. No. 10/875,141, filed Jun. 23, 2004, which is a continuation in part of co-pending U.S. patent application Ser. No. 10/423,513, filed Apr. 25, 2003, now U.S. Pat. No. 6,882,025 to Yeo, the entirety of which are incorporated by reference.
- The present disclosure relates generally to the field of semiconductor devices, and more particularly to strained channel transistors with enhanced performance using improved isolation regions and the method for making same.
- Size reduction of the metal-oxide-semiconductor field-effect transistor (MOSFET), including reduction of the gate length and gate oxide thickness, has enabled the continued improvement in speed performance, density, and cost per unit function of integrated circuits over the past few decades. To enhance transistor performance further, strain may be introduced in the transistor channel for improving carrier mobility. Therefore, strain-induced mobility enhancement is another way to improve transistor performance in addition to device scaling. Several existing approaches of introducing strain in the transistor channel region have been proposed.
- There are several existing approaches of introducing strain in the transistor channel region to enhance further transistor performance. In one conventional approach, a relaxed silicon germanium (SiGe)
buffer layer 102 is provided beneath the channel region, as shown inFIG. 1 (a). The relaxedSiGe buffer layer 102 has a larger lattice constant compared torelaxed Si 104, and a thin layer ofepitaxial Si 106 grown on relaxed SiGe 102 will have its lattice stretched in the lateral direction, i.e. it will be under biaxial tensile strain. This is illustrated inFIG. 1 (b). Therefore, a transistor formed on the epitaxialstrained silicon layer 106 will have a channel region that is under biaxial tensile strain. In this approach, the relaxedSiGe buffer layer 102 can be thought of as a stressor that introduces strain in the channel region. The stressor, in this case, is placed below the transistor channel region. Significant mobility enhancement has been reported for both electrons and holes in bulk transistors using a silicon channel under biaxial tensile strain. In the abovementioned approach, theepitaxial silicon layer 106 is strained before the formation of the transistor. Therefore, there are concerns about possible strain relaxation upon subsequent CMOS processing where high temperatures are used. An example of a high temperature process step in CMOS processing is the formation of an isolation structure, such as shallow trench isolation, to electrically isolate devices from one another. - In a conventional shallow trench isolation structure, as shown in
FIG. 2 , asilicon oxide liner 204 is typically thermally grown at temperatures ranging from 900 to 1100 degrees Celsius. The high temperatures can potentially cause strain relaxation and reduce the tensile strain in the tensile strainedsilicon channel region 206. By using the conventional oxide-filledtrench isolation structure 208 with thestrained silicon substrate 210, as shown inFIG. 2 , thetrench isolation structure 208 contributes a significantcompressive strain component 212 to thechannel region 206. Thecompressive strain component 212 contributed by the oxide-filledtrench isolation structure 208 cancels out a portion of the tensile strain component of the tensilestrained silicon substrate 210 constituting thechannel region 206. With the reduction of the tensile strain in thechannel region 206 of the transistor, the strain-induced performance enhancement is reduced significantly. The compressive strain results from sidewall oxidation and volume expansion of the silicon oxide material in the trench. - What is needed is an improved isolation structure for strained channel transistors and the method for making same.
- In view of the foregoing, the present disclosure provides a system and method for forming an improved isolation structure for strained channel transistors.
- In one example, an isolation structure is formed comprising a trench filled with a silicon oxide liner, a nitrogen-containing liner, and a gap filler. In another example, an isolation structure is formed comprising a trench filled with a nitrogen-containing liner and a gap filler. The nitrogen-containing liner enables the isolation structure to reduce compressive strain contribution to the channel region. The nitrogen-containing liner minimizes confined volume expansion and reduces compressive stress in the surrounding active region.
- The present disclosure provide isolation structures with reduced compressive strain contribution and reduced thermal budget in a tensile strained silicon substrate. Another object of the present disclosure is to teach a method of engineering the strain in the channel of the tensile strained transistor by engineering the isolation structure to improve transistor performance.
- These and other aspects and advantages will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the disclosure.
- The present disclosure will be more clearly understood after reference to the following detailed description of preferred embodiments read in conjunction with the drawings, wherein:
- FIGS. 1(a)-(b) illustrate the cross-section of a conventional strained silicon transistor with a relaxed SiGe and the illustration of the origin of strain in the Si/SiGe hetero-structure, respectively.
-
FIG. 2 illustrates a transistor formed in an active region isolated shallow trench isolation (STI). - FIGS. 3(a)-(b) illustrate a novel low-stress isolation structure for the strained silicon transistor according to one example of the present disclosure.
- FIGS. 4(a)-(e) illustrate a first method of manufacturing a novel low-stress isolation structure for the strained silicon transistor according to another example of the present disclosure.
- FIGS. 5(a)-(e) illustrate a second method of manufacturing a novel low-stress isolation structure for the strained silicon transistor according to another example of the present disclosure.
- FIGS. 6(a)-(e) illustrate a third method of manufacturing a novel low-stress isolation structure for the strained silicon transistor according to another example of the present disclosure.
- As illustrated below, the structure of and methods are disclosed below for the manufacture of an improved isolation structure with reduced compression strain contribution to the channel region and/or reduced thermal budget. Several embodiments are shown as illustrated examples.
-
FIG. 3 (a) illustrates a first structure embodiment of the present disclosure. Theisolation structure 300 for thestrained silicon transistor 302 enables the hightensile strain components 304 in thechannel region 306, indicated by the solid arrows, to be maintained. Theisolation structure 300 illustrated inFIG. 3 (a) comprises atrench 308 filled with asilicon oxide liner 310, a nitrogen-containingliner 312, and agap filler 314. The depth of thetrench 308 is in the range of 2000 to 6000 angstroms. The nitrogen-containingliner 312 contributes to the reduction of compressive strain contribution to thechannel region 306. The nitrogen-containingliner 312 acts as an oxidation mask, preventing further oxidation of thetrench sidewalls 316 in subsequent processing steps where, because of its slow diffusion rate in the nitrogen-containingliner 312, oxygen is present in the processing ambient. The nitrogen-containingliner 312 minimizes confined volume expansion and reduces compressive stress in the surrounding active region. Prior art tensile strained silicon transistors do not employ the nitrogen-containingliner 312 and as a result have reduced tensile strain and compromised transistor performance. According to one preferred embodiment of this disclosure, the nitrogen-containingliner 312 is comprised of silicon nitride, Si3N4. The nitrogen-containingliner 312 may also be comprised of a silicon oxynitride SiOxNy material or a nitrogen-doped silicon oxide material, where the atomic percentage of nitrogen in the nitrogen-containingliner 312 may be in the range of 5 to 60 percent (%). It is understood, however, that other materials with oxygen diffusion rates lower than that of silicon oxide may be used. By employing anisolation structure 300 with a nitrogen-containingliner 312, the compressive strain contribution by theisolation structure 300 to thechannel region 306 is reduced, so that thechannel region 306 is entirely or almost entirely strained by the relaxed silicon-germanium (SiGe)layer 318 underlying thechannel region 306. The present embodiment provides astrained silicon layer 320 totally tensile strained by the underlyingrelaxed SiGe layer 318 and can be negligibly compressive-strained by theisolation structure 300. -
FIG. 3 (b) illustrates a second structure embodiment of the present disclosure. The second structure embodiment ofFIG. 3 (b) differs from the first structure embodiment described above and illustrated inFIG. 3 (a) in that the nitrogen-containingliner 313 inFIG. 3 (b) is in direct contact with thetrench sidewall surface 317. In other words, thesilicon oxide liner 310 of the first embodiment inFIG. 3 (a) is not used in this embodiment. By eliminating thesilicon oxide liner 310, this structure further reduces the thermal budget associated with theisolation structure 301 formation process and further improves the ability of the nitrogen-containingliner 313 to block oxidation of thetrench sidewall surface 317. In addition, it is also possible that the nitrogen-containingliner 313 may exert a beneficial strain on thechannel region 307. For example, the nitrogen-containingliner 313 itself may be formed under tensile stress, and therefore induces a vertical compressive strain on the region of thestrained silicon layer 321 in its immediate vicinity. This vertical compressive strain provides an additional biaxial tensile strain component to thechannel region 307. Therefore, the preferred embodiment ofFIG. 3 (b) reduces the compressive strain contribution by theisolation structure 301 on thechannel region 307 and potentially could strengthen the in-planetensile strain component 305 that is beneficial to thestrained channel transistor 303 for additional boost in speed performance. - FIGS. 4(a)-(e) illustrate a first method embodiment of the present disclosure, describing a process flow for forming strained silicon transistors with reduced thermal budget and reduced compressive strain contribution by the isolation structure to the channel region. The
isolation structure 400 preferably comprises a nitrogen-containingliner 440 in direct contact with thetrench sidewall surface 445. The nitrogen-containingliner 440 can be a single silicon nitride layer or a silicon oxynitride layer. The nitrogen content of the nitrogen-containingliner 440 may be in the range of 5 to 60 percent (%) by atomic percentage. A substrate comprising a strained silicon layer 405 (FIG. 4 e) overlying a relaxed silicon-germanium (SiGe)layer 410 is used as the starting material. Such a substrate may further comprise a gradedSiGe buffer layer 415, and may further comprise asilicon substrate 420 underlying the gradedSiGe buffer layer 415. A first patterned mask is formed on the substrate, and thetrenches 425 are etched into the substrate, as shown inFIG. 4 (a). The first patterned mask is preferably comprised of asilicon nitride layer 430 overlying apad oxide layer 435. Thepad oxide layer 435 is preferably comprised of silicon oxide. A conventional anisotropic plasma etching with fluorine chemistry is used to etch theisolation trenches 425. -
FIG. 4 (b) illustrates the formation of a nitrogen-containingliner 440 in the isolation structure. The nitrogen-containingliner 440 may be formed by low-pressure chemical vapor deposition (LPCVD), for example. The nitrogen-containingliner 440 is preferably formed to a thickness of about 10 to 500 angstroms, although smaller or larger thicknesses than the specified range may be used. The nitrogen-containingliner 440 is preferably a high tensile stress conformal nitride, Si3N4, liner. The chemical vapor deposition process may use precursor gases such as ammonia and silane. The typical deposition temperature is between 550 and 900 degrees Celsius. A trench filing material, thegap filler 460, preferably silicon oxide, is filled into thetrenches 425. Thegap filler 460 may be a combination of trench filling materials, such as a combination of CVD silicon oxide and CVD poly-crystalline silicon. After deposition, thegap filler 460 is densified by either a pyrogenic oxidation anneal at a temperature of 800 degrees Celsius or a conventional annealing step in argon ambient at 1000 degree Celsius. - The cross-section in
FIG. 4 (c) illustrates the chemical mechanical polishing step performed to planarize the surface of the wafer. The first patterned mask can be removed. In the preferred embodiment, the first patterned mask comprises a silicon nitride orpad nitride 430 on a silicon oxide stack orpad oxide 435. The cross-section inFIG. 4 (d) illustrates the removal of the first patterned mask by an etch in hot phosphoric acid followed by an etch in dilute hydrofluoric acid. It thus exposes the nitrogen-containingliner 440 through tworecesses 465. Thestrained Si areas 408 on both sides of the trench are now covered by thepad oxide 435. Although not shown, if there are materials between the relaxed Si and thepad oxide layer 435, they can also be removed. - The cross-section in
FIG. 4 (e) illustrates the stripping of thepad oxide 435 by aqueous HF. Transistors may then be formed in the active regions with a surface comprising thestrained silicon layer 405. - FIGS. 5(a)-(e) illustrate a second method embodiment of the present disclosure, describing a process flow for forming strained silicon transistors with reduced thermal budget and compressive strain contribution by the isolation structure to the channel region. The
isolation structure 500 preferably comprises a nitrogen-containingliner 550 overlying asilicon oxide liner 555. In this method embodiment, thesilicon oxide liner 555 is formed by chemical vapor deposition, preferably plasma-enhanced chemical vapor deposition (PECVD). Thesilicon oxide liner 555 is in direct contact with thetrench sidewall surface 565. A substrate comprising astrained silicon layer 505 overlying a relaxed silicon-germanium (SiGe)layer 510 is used as the starting material. The starting substrate may further comprise asilicon substrate 520 underlying a gradedSiGe buffer layer 515. A first patterned mask is formed on the substrate, andtrenches 525 are etched into the substrate, as illustrated inFIG. 5 (a). The first patterned mask is preferably comprised of asilicon nitride layer 530 overlying apad oxide layer 535. Thepad oxide layer 535 is preferably comprised of silicon oxide. A conventional anisotropic plasma etching with fluorine chemistry is used to etch theisolation trenches 525. Following the formation of thetrenches 525, the wafer may be subject to a chemical treatment to result in a pull back of the first patterned mask. The pull back distance 540, as illustrated inFIG. 5 (a), may be in the range of 50 to 1000 angstroms. The chemical treatment may be a wet etch process in hot phosphoric acid at a temperature in the range of 150 to 180 degrees Celsius. The chemical treatment may further comprise a wet etch in dilute hydrochloric acid. A corner rounding process may be performed producingrounded corners 545. Therounded corners 545 may be convex rounded corners (top corners at thetrench 525 edge) or concave rounded corners (bottom corners at thetrench 525 bottom). The corner rounding process is preferably an annealing process at temperatures in the range of 700 to 950 degrees Celsius in a gaseous ambient. The gaseous ambient may be comprised of hydrogen, helium, neon, argon, xenon, or any combination thereof. - The cross-section illustrated in
FIG. 5 (b) involves the deposition of thesilicon oxide liner 555, the deposition of the nitrogen-containingliner 550, and the deposition of thegap filler material 560. Thegap filler material 560 is preferably silicon oxide. - A planarization step, preferably using a chemical mechanical polishing process, is performed. The resulting cross-section is illustrated in
FIG. 5 (c). Thepad nitride 530 is then removed. The resulting cross-section is illustrated inFIG. 5 (d). Thepad oxide 535 is then removed. The resulting cross-section is illustrated inFIG. 5 (e). Transistors may then be formed in the active regions with a surface comprising thestrained silicon layer 505. - FIGS. 6(a)-(e) illustrate a third method embodiment of the present disclosure, describing a process flow for forming strained silicon transistors with reduced thermal budget and compressive strain contribution by the isolation structure to the channel region. The
isolation structure 600 comprises a nitrogen-containingliner 650 overlying asilicon oxide liner 645. The third method embodiment differs from the second method embodiment of the present disclosure in that thesilicon oxide liner 645 of the third method embodiment is formed by a thermal oxidation process. The thermally grownsilicon oxide liner 645 is in direct contact with thetrench sidewall surface 660. Since the growth of the thermal oxide results in rounded corners, the corner rounding process is optional. A substrate comprising astrained silicon layer 605 overlying a relaxed silicon-germanium (SiGe)layer 610 is used as the starting material. A first patterned mask is formed on the substrate, andtrenches 625 are etched into the substrate, as illustrated inFIG. 6 (a). The first patterned mask is preferably comprised of asilicon nitride layer 630 overlying apad oxide layer 635. Thepad oxide layer 635 is preferably comprised of silicon oxide. A conventional anistropic plasma etching with fluorine chemistry is used to etch theisolation trenches 625. Following the formation of thetrenches 625, the wafer may be subject to a chemical treatment resulting in a pull back of the first patterned mask. The pull backdistance 640, as indicated inFIG. 6 (a), may be in the range of 50 to 1000 angstroms. The chemical treatment may be a wet etch process in hot phosphoric acid at a temperature in the range of 150 to 180 degrees Celsius. The chemical treatment may further comprise a wet etch in dilute hydrochloric acid. A corner rounding process as previously described may optionally be performed. - The cross-section illustrated in
FIG. 6 (b) involves the thermal growth of asilicon oxide liner 645, the deposition of the nitrogen-containingliner 650, and the deposition of thegap filler material 655. Thegap filler material 655 is preferably silicon oxide. - A planarization step, preferably using a chemical mechanical polishing process, is performed. The resulting cross-section is illustrated in
FIG. 6 (c). Thepad nitride 630 is then removed. The resulting cross-section is illustrated inFIG. 6 (d). Thepad oxide 635 is then removed. The resulting cross-section is illustrated inFIG. 6 (e). Transistors may then be formed in the active regions with a surface comprising thestrained silicon layer 605. - The above disclosure provides many different embodiments, or examples, for implementing different features of the present disclosure. Specific examples of components, and processes are described to help clarify the present disclosure. These are, of course, merely examples and are not intended to limit the present disclosure from that described in the claims. For example, while a shallow trench isolation is illustrated, it is understood that the present disclosure may be extended to other isolation structures, which are improvements of the shallow trench isolation structure. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense.
- While the present disclosure has been particularly shown and described with reference to the preferred embodiment thereof, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the present disclosure, as set forth in the following claims.
Claims (37)
1. A method for forming an isolation structure for strained channel transistors comprising:
forming a pattern mask over a semiconductor substrate;
forming a trench in the semiconductor substrate through the pattern mask;
forming a nitrogen-containing liner in the trench; and
filling the trench with a gap filler material,
wherein the nitrogen-containing liner reduces a compressive strain caused by the isolation structure.
2. The method according to claim 1 , wherein the trench is formed by an anisotropic plasma etching with fluorine chemistry.
3. The method according to claim 1 , wherein the nitrogen-containing liner is comprised of silicon nitride or silicon oxynitride.
4. The method according to claim 1 , wherein the nitrogen-containing liner has a nitrogen content of 5 to 60 percent (%).
5. The method according to claim 1 , wherein the nitrogen-containing liner has a thickness in the range of 10 to 500 angstroms.
6. The method according to claim 1 , wherein the nitrogen-containing liner is formed by a low-pressure chemical vapor deposition (LPCVD).
7. The method according to claim 6 , wherein the low-pressure chemical vapor deposition (LPCVD) uses precursor gases such as ammonia or silane.
8. The method according to claim 6 , wherein the low-pressure chemical vapor deposition (LPCVD) operates at a temperature between 500 and 900 degrees Celsius.
9. The method according to claim 1 , wherein the nitrogen-containing liner is a high tensile stress conformal nitride liner.
10. The method according to claim 1 , wherein the gap filler material is at least one of silicon oxide, CVD silicon oxide, or CVD poly-crystalline silicon.
11. The method according to claim 1 , further comprising, after filling the trench with the gap filler material, densifying the gap filler material by either a pyrogenic oxidation anneal or a conventional anneal process.
12. The method according to claim 1 , wherein the pyrogenic oxidation anneal process is conducted at a temperature of 800 degrees Celsius.
13. The method according to claim 1 , further comprising, after forming the trench, forming an oxide liner underlying the nitrogen-containing liner.
14. The method according to claim 13 , wherein the oxide liner is a silicon oxide liner.
15. The method according to claim 14 , wherein the step of forming the oxide liner is a chemical vapor deposition step or a thermal oxidation step.
16. The method according to claim 1 , further comprising the step, after the step of forming the trench:
widening the pattern mask by a predetermined pull-back portion; and
performing a corner rounding of the trench.
17. The method according to claim 16 , wherein the corner rounding step is an anneal at a temperature in the range of 700 to 950 degrees Celsius in a gaseous ambient.
18. The method according to claim 16 , further comprising a step, after the step of corner rounding, of forming a silicon oxide liner.
19. The method according to claim 16 , wherein the pull back portion is in the range of 50 to 1000 angstroms.
20. The method according to claim 16 , wherein the pull back portion is formed by a chemical treatment with a wet etch process.
21. The method according to claim 2 , wherein the patterned mask comprises a silicon nitride layer overlying a pad oxide layer.
22. The method according to claim 2 , further comprising, after filling the trench with the gap filler material, planarizing trench with the gap filler material and the pattern mask.
23. The method according to claim 12 , further comprising removing the pattern mask.
24. The method according to claim 2 , wherein a surface of the gap filler material is higher than two ends of the liner in the trench.
25. A method for forming an isolation structure for strained channel transistors, the method comprising:
forming a pattern mask over a semiconductor substrate;
forming a trench in the semiconductor substrate through the pattern mask;
widening the pattern mask by a predetermined pull-back portion;
forming an oxide liner in the trench;
forming a nitrogen-containing liner on the oxide liner; and
filling the trench with a gap filler material,
wherein the nitrogen-containing liner reduces a compressive strain asserted by the gap filler material contained therein.
26. The method according to claim 25 , wherein the nitrogen-containing liner is comprised of silicon nitride or silicon oxynitride.
27. The method according to claim 25 , wherein the nitrogen-containing liner has a nitrogen content of 5 to 60 percent (%).
28. The method according to claim 25 , wherein the nitrogen-containing liner has a thickness in the range of 10 to 500 angstroms.
29. The method according to claim 25 , wherein forming the nitrogen-containing liner uses a low-pressure chemical vapor deposition (LPCVD).
30. The method according to claim 25 , further comprising, after filling the trench with the gap filler material, densifying the gap filler material by either a pyrogenic oxidation anneal or a conventional anneal process.
31. The method according to claim 25 , further comprising, wherein the oxide liner is a silicon oxide liner.
32. The method according to claim 25 , further comprising performing a corner rounding of the trench.
33. The method according to claim 25 , wherein the pull back portion is in the range of 50 to 1000 angstroms.
34. The method according to claim 25 , wherein the patterned mask comprises a silicon nitride layer overlying a pad oxide layer.
35. The method according to claim 25 , further comprising, after filling the trench with the gap filler material, planarizing the trench with the gap filler material and the pattern mask.
36. The method according to claim 35 , further comprising removing the pattern mask.
37. The method according to claim 25 , wherein a surface of the gap filler material is higher than two ends of the liner in the trench
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/586,936 US20070161206A1 (en) | 2003-04-25 | 2006-10-26 | Isolation structure for strained channel transistors |
US13/013,296 US8569146B2 (en) | 2003-04-25 | 2011-01-25 | Isolation structure for strained channel transistors |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/423,513 US6882025B2 (en) | 2003-04-25 | 2003-04-25 | Strained-channel transistor and methods of manufacture |
US10/875,141 US20050285140A1 (en) | 2004-06-23 | 2004-06-23 | Isolation structure for strained channel transistors |
US11/586,936 US20070161206A1 (en) | 2003-04-25 | 2006-10-26 | Isolation structure for strained channel transistors |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/875,141 Division US20050285140A1 (en) | 2003-04-25 | 2004-06-23 | Isolation structure for strained channel transistors |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/013,296 Division US8569146B2 (en) | 2003-04-25 | 2011-01-25 | Isolation structure for strained channel transistors |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070161206A1 true US20070161206A1 (en) | 2007-07-12 |
Family
ID=35504679
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/875,141 Abandoned US20050285140A1 (en) | 2003-04-25 | 2004-06-23 | Isolation structure for strained channel transistors |
US11/586,936 Abandoned US20070161206A1 (en) | 2003-04-25 | 2006-10-26 | Isolation structure for strained channel transistors |
US13/013,296 Expired - Lifetime US8569146B2 (en) | 2003-04-25 | 2011-01-25 | Isolation structure for strained channel transistors |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/875,141 Abandoned US20050285140A1 (en) | 2003-04-25 | 2004-06-23 | Isolation structure for strained channel transistors |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/013,296 Expired - Lifetime US8569146B2 (en) | 2003-04-25 | 2011-01-25 | Isolation structure for strained channel transistors |
Country Status (2)
Country | Link |
---|---|
US (3) | US20050285140A1 (en) |
TW (1) | TWI268539B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080085603A1 (en) * | 2006-10-03 | 2008-04-10 | Power Integrations, Inc. | Gate etch process for a high-voltage FET |
US20090283852A1 (en) * | 2008-05-19 | 2009-11-19 | Alois Gutmann | Stress-Inducing Structures, Methods, and Materials |
US20150137309A1 (en) * | 2006-03-01 | 2015-05-21 | Infineon Technologies Ag | Methods of Fabricating Isolation Regions of Semiconductor Devices and Structures Thereof |
US20160233256A1 (en) * | 2011-08-04 | 2016-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | High-k Dielectric Liners in Shallow Trench Isolations |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4327104B2 (en) * | 2005-01-20 | 2009-09-09 | 富士通マイクロエレクトロニクス株式会社 | Manufacturing method of MOS type field effect transistor and MOS type field effect transistor |
JP2007141977A (en) * | 2005-11-16 | 2007-06-07 | Matsushita Electric Ind Co Ltd | Semiconductor device |
US8236709B2 (en) * | 2009-07-29 | 2012-08-07 | International Business Machines Corporation | Method of fabricating a device using low temperature anneal processes, a device and design structure |
CN102931233B (en) * | 2011-08-08 | 2016-03-16 | 中芯国际集成电路制造(上海)有限公司 | Nmos pass transistor and forming method thereof |
US9018108B2 (en) | 2013-01-25 | 2015-04-28 | Applied Materials, Inc. | Low shrinkage dielectric films |
KR20170065271A (en) * | 2015-12-03 | 2017-06-13 | 삼성전자주식회사 | A semiconductor device and methods of manufacturing the same |
CN111128852B (en) * | 2018-10-30 | 2023-05-05 | 台湾积体电路制造股份有限公司 | Silicon-on-insulator structure, semiconductor structure and method for forming semiconductor structure |
TWI714423B (en) * | 2020-01-08 | 2020-12-21 | 華邦電子股份有限公司 | Semiconductor structure and method of manufacturing the same |
CN111933570B (en) * | 2020-10-09 | 2021-02-09 | 晶芯成(北京)科技有限公司 | Manufacturing method of shallow trench isolation structure and shallow trench isolation structure formed by same |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4631803A (en) * | 1985-02-14 | 1986-12-30 | Texas Instruments Incorporated | Method of fabricating defect free trench isolation devices |
US5225358A (en) * | 1991-06-06 | 1993-07-06 | Lsi Logic Corporation | Method of forming late isolation with polishing |
US5447884A (en) * | 1994-06-29 | 1995-09-05 | International Business Machines Corporation | Shallow trench isolation with thin nitride liner |
US5763315A (en) * | 1997-01-28 | 1998-06-09 | International Business Machines Corporation | Shallow trench isolation with oxide-nitride/oxynitride liner |
US5869384A (en) * | 1997-03-17 | 1999-02-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Trench filling method employing silicon liner layer and gap filling silicon oxide trench fill layer |
US5970363A (en) * | 1997-12-18 | 1999-10-19 | Advanced Micro Devices, Inc. | Shallow trench isolation formation with improved trench edge oxide |
US5989975A (en) * | 1997-10-04 | 1999-11-23 | United Microelectronics Corp. | Method for manufacturing shallow trench isolation |
US5989978A (en) * | 1998-07-16 | 1999-11-23 | Chartered Semiconductor Manufacturing, Ltd. | Shallow trench isolation of MOSFETS with reduced corner parasitic currents |
US6228727B1 (en) * | 1999-09-27 | 2001-05-08 | Chartered Semiconductor Manufacturing, Ltd. | Method to form shallow trench isolations with rounded corners and reduced trench oxide recess |
US6291321B1 (en) * | 1997-06-24 | 2001-09-18 | Massachusetts Institute Of Technology | Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization |
US6429061B1 (en) * | 2000-07-26 | 2002-08-06 | International Business Machines Corporation | Method to fabricate a strained Si CMOS structure using selective epitaxial deposition of Si after device isolation formation |
US20030049893A1 (en) * | 2001-06-08 | 2003-03-13 | Matthew Currie | Method for isolating semiconductor devices |
US20040173812A1 (en) * | 2003-03-07 | 2004-09-09 | Amberwave Systems Corporation | Shallow trench isolation process |
US6882025B2 (en) * | 2003-04-25 | 2005-04-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained-channel transistor and methods of manufacture |
US6933518B2 (en) * | 2001-09-24 | 2005-08-23 | Amberwave Systems Corporation | RF circuits including transistors having strained material layers |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030109111A1 (en) * | 2001-12-06 | 2003-06-12 | Macronix International Co., Ltd. | Method for forming an ONO structure in one chamber |
-
2004
- 2004-06-23 US US10/875,141 patent/US20050285140A1/en not_active Abandoned
-
2005
- 2005-06-23 TW TW094121052A patent/TWI268539B/en active
-
2006
- 2006-10-26 US US11/586,936 patent/US20070161206A1/en not_active Abandoned
-
2011
- 2011-01-25 US US13/013,296 patent/US8569146B2/en not_active Expired - Lifetime
Patent Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4631803A (en) * | 1985-02-14 | 1986-12-30 | Texas Instruments Incorporated | Method of fabricating defect free trench isolation devices |
US5225358A (en) * | 1991-06-06 | 1993-07-06 | Lsi Logic Corporation | Method of forming late isolation with polishing |
US5447884A (en) * | 1994-06-29 | 1995-09-05 | International Business Machines Corporation | Shallow trench isolation with thin nitride liner |
US6046487A (en) * | 1997-01-28 | 2000-04-04 | International Business Machines Corporation | Shallow trench isolation with oxide-nitride/oxynitride liner |
US5763315A (en) * | 1997-01-28 | 1998-06-09 | International Business Machines Corporation | Shallow trench isolation with oxide-nitride/oxynitride liner |
US5869384A (en) * | 1997-03-17 | 1999-02-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Trench filling method employing silicon liner layer and gap filling silicon oxide trench fill layer |
US6291321B1 (en) * | 1997-06-24 | 2001-09-18 | Massachusetts Institute Of Technology | Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization |
US5989975A (en) * | 1997-10-04 | 1999-11-23 | United Microelectronics Corp. | Method for manufacturing shallow trench isolation |
US5970363A (en) * | 1997-12-18 | 1999-10-19 | Advanced Micro Devices, Inc. | Shallow trench isolation formation with improved trench edge oxide |
US5989978A (en) * | 1998-07-16 | 1999-11-23 | Chartered Semiconductor Manufacturing, Ltd. | Shallow trench isolation of MOSFETS with reduced corner parasitic currents |
US6228727B1 (en) * | 1999-09-27 | 2001-05-08 | Chartered Semiconductor Manufacturing, Ltd. | Method to form shallow trench isolations with rounded corners and reduced trench oxide recess |
US6429061B1 (en) * | 2000-07-26 | 2002-08-06 | International Business Machines Corporation | Method to fabricate a strained Si CMOS structure using selective epitaxial deposition of Si after device isolation formation |
US20030049893A1 (en) * | 2001-06-08 | 2003-03-13 | Matthew Currie | Method for isolating semiconductor devices |
US6933518B2 (en) * | 2001-09-24 | 2005-08-23 | Amberwave Systems Corporation | RF circuits including transistors having strained material layers |
US20040173812A1 (en) * | 2003-03-07 | 2004-09-09 | Amberwave Systems Corporation | Shallow trench isolation process |
US6960781B2 (en) * | 2003-03-07 | 2005-11-01 | Amberwave Systems Corporation | Shallow trench isolation process |
US6882025B2 (en) * | 2003-04-25 | 2005-04-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained-channel transistor and methods of manufacture |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150137309A1 (en) * | 2006-03-01 | 2015-05-21 | Infineon Technologies Ag | Methods of Fabricating Isolation Regions of Semiconductor Devices and Structures Thereof |
US9653543B2 (en) * | 2006-03-01 | 2017-05-16 | Infineon Technologies Ag | Methods of fabricating isolation regions of semiconductor devices and structures thereof |
US20080085603A1 (en) * | 2006-10-03 | 2008-04-10 | Power Integrations, Inc. | Gate etch process for a high-voltage FET |
US7381618B2 (en) * | 2006-10-03 | 2008-06-03 | Power Integrations, Inc. | Gate etch process for a high-voltage FET |
US20090283852A1 (en) * | 2008-05-19 | 2009-11-19 | Alois Gutmann | Stress-Inducing Structures, Methods, and Materials |
US8361879B2 (en) * | 2008-05-19 | 2013-01-29 | Infineon Technologies Ag | Stress-inducing structures, methods, and materials |
US8907444B2 (en) | 2008-05-19 | 2014-12-09 | Infineon Technologies Ag | Stress-inducing structures, methods, and materials |
US9373717B2 (en) | 2008-05-19 | 2016-06-21 | Infineon Technologies Ag | Stress-inducing structures, methods, and materials |
US20160233256A1 (en) * | 2011-08-04 | 2016-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | High-k Dielectric Liners in Shallow Trench Isolations |
US10361233B2 (en) * | 2011-08-04 | 2019-07-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | High-k dielectric liners in shallow trench isolations |
US10510790B2 (en) | 2011-08-04 | 2019-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | High-k dielectric liners in shallow trench isolations |
Also Published As
Publication number | Publication date |
---|---|
TW200601424A (en) | 2006-01-01 |
US20050285140A1 (en) | 2005-12-29 |
TWI268539B (en) | 2006-12-11 |
US8569146B2 (en) | 2013-10-29 |
US20110117724A1 (en) | 2011-05-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8569146B2 (en) | Isolation structure for strained channel transistors | |
US9401427B2 (en) | Semiconductor device and fabrication method thereof | |
CN101189730B (en) | Bulk non-planar transistor having strained enhanced mobility and methods of fabrication | |
US7052964B2 (en) | Strained channel transistor and methods of manufacture | |
US7033913B2 (en) | Semiconductor device and method of manufacturing the same | |
CN100594593C (en) | Semiconductor device and method for fabricating the same | |
US20070023795A1 (en) | Semiconductor device and method of fabricating the same | |
US7569434B2 (en) | PFETs and methods of manufacturing the same | |
US7678641B2 (en) | Semiconductor device and fabrication process thereof | |
EP1693897A2 (en) | Semiconductor device | |
US20050101077A1 (en) | Sacrificial shallow trench isolation oxide liner for strained-silicon channel CMOS devices | |
US7462525B2 (en) | Enhancement of electron and hole mobilities in <110> Si under biaxial compressive strain | |
KR20140128206A (en) | Mos devices with strain buffer layer and methods of forming the same | |
CN101199037A (en) | High performance stress-enhanced mosfets using si:c and sige epitaxial source/drain and method of manufacture | |
US20140057404A1 (en) | Method of manufacturing semiconductor device | |
WO2006020282A1 (en) | Strained semiconductor devices and method for forming at least a portion thereof | |
WO2012100396A1 (en) | Semiconductor device and method for manufacturing same | |
JP2006165480A (en) | Semiconductor device | |
US7202139B2 (en) | MOSFET device with a strained channel | |
US7439165B2 (en) | Method of fabricating tensile strained layers and compressive strain layers for a CMOS device | |
US20040209437A1 (en) | Method of forming a shallow trench isolation region in strained silicon layer and in an underlying on silicon - germanium layer | |
JP4568041B2 (en) | Semiconductor device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |