US20070087559A1 - Semiconductor device manufacturing method - Google Patents
Semiconductor device manufacturing method Download PDFInfo
- Publication number
- US20070087559A1 US20070087559A1 US11/639,296 US63929606A US2007087559A1 US 20070087559 A1 US20070087559 A1 US 20070087559A1 US 63929606 A US63929606 A US 63929606A US 2007087559 A1 US2007087559 A1 US 2007087559A1
- Authority
- US
- United States
- Prior art keywords
- resistive interconnection
- resistive
- interconnection
- preferred
- gate electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 45
- 239000004065 semiconductor Substances 0.000 title claims abstract description 45
- 239000012535 impurity Substances 0.000 claims abstract description 56
- 150000002500 ions Chemical class 0.000 claims abstract description 45
- 239000000758 substrate Substances 0.000 claims abstract description 34
- 238000010438 heat treatment Methods 0.000 claims abstract description 27
- 238000009792 diffusion process Methods 0.000 claims abstract description 22
- 238000000034 method Methods 0.000 claims description 41
- 239000011229 interlayer Substances 0.000 claims description 16
- 238000005530 etching Methods 0.000 claims description 14
- 239000010410 layer Substances 0.000 claims description 12
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 11
- 238000002955 isolation Methods 0.000 claims description 8
- 150000004767 nitrides Chemical class 0.000 claims description 2
- 238000005468 ion implantation Methods 0.000 description 21
- 230000015572 biosynthetic process Effects 0.000 description 18
- 229910021332 silicide Inorganic materials 0.000 description 10
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 10
- 229920005591 polysilicon Polymers 0.000 description 9
- 238000001459 lithography Methods 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 230000000694 effects Effects 0.000 description 5
- 229910015900 BF3 Inorganic materials 0.000 description 3
- WTEOIRVLGSZEPR-UHFFFAOYSA-N boron trifluoride Chemical compound FB(F)F WTEOIRVLGSZEPR-UHFFFAOYSA-N 0.000 description 3
- 239000003870 refractory metal Substances 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000004513 sizing Methods 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- E—FIXED CONSTRUCTIONS
- E05—LOCKS; KEYS; WINDOW OR DOOR FITTINGS; SAFES
- E05B—LOCKS; ACCESSORIES THEREFOR; HANDCUFFS
- E05B1/00—Knobs or handles for wings; Knobs, handles, or press buttons for locks or latches on wings
- E05B1/0069—Sanitary doorknobs or handles, e.g. comprising a disinfectant
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/20—Resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5228—Resistive arrangements or effects of, or between, wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- E—FIXED CONSTRUCTIONS
- E05—LOCKS; KEYS; WINDOW OR DOOR FITTINGS; SAFES
- E05B—LOCKS; ACCESSORIES THEREFOR; HANDCUFFS
- E05B17/00—Accessories in connection with locks
- E05B17/10—Illuminating devices on or for locks or keys; Transparent or translucent lock parts; Indicator lights
-
- E—FIXED CONSTRUCTIONS
- E05—LOCKS; KEYS; WINDOW OR DOOR FITTINGS; SAFES
- E05B—LOCKS; ACCESSORIES THEREFOR; HANDCUFFS
- E05B47/00—Operating or controlling locks or other fastening devices by electric or magnetic means
- E05B2047/0048—Circuits, feeding, monitoring
- E05B2047/005—Opening, closing of the circuit
- E05B2047/0056—Opening, closing of the circuit by sensing the presence of a person, e.g. body heat sensor
-
- E—FIXED CONSTRUCTIONS
- E05—LOCKS; KEYS; WINDOW OR DOOR FITTINGS; SAFES
- E05B—LOCKS; ACCESSORIES THEREFOR; HANDCUFFS
- E05B47/00—Operating or controlling locks or other fastening devices by electric or magnetic means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to a semiconductor device manufacturing method and for example to a method for manufacturing a semiconductor device having a gate electrode and a resistive interconnection.
- a resistive interconnection having a relatively high resistance value e.g. a resistance value of about several hundred to several thousand ohms
- a gate electrode is formed on the semiconductor substrate in isolation from the resistive interconnection.
- impurity ions are implanted into the resistive interconnection to control its resistance value, and impurity ions are also implanted into the semiconductor substrate to form diffusion layers in areas on both sides of the gate electrode. Subsequently a heat treatment is applied to activate the diffusion layers.
- the heat treatment causes out-diffusion of ions from the resistive interconnection. This makes it impossible to precisely control the resistance value of the resistive interconnection.
- First Patent Document discloses a technique in which an oxide film is formed on the resistive interconnection after formation of transistors, the oxide film formation involves an additional heat treatment, which varies the characteristics of the transistors and makes it impossible to provide highly precise transistors.
- the formation of the resistive interconnection involves an additional heat treatment, which may vary the transistor characteristics.
- An object of the present invention is to provide a semiconductor device manufacturing method that is capable of suppressing variation of the resistance value of resistive interconnection and preventing variation of transistor performance.
- a semiconductor device manufacturing method includes the following steps (a) to (d).
- the step (a) is forming a resistive interconnection and a gate electrode on a substrate.
- the step (b) is implanting impurity ions into a surface of the substrate to form a diffusion layer.
- the step (c) is forming an insulating film to cover the resistive interconnection and the gate electrode.
- the step (d) is heating the substrate after the step (c) to activate the diffusion layer.
- the resistive interconnection is covered by the insulating film before the heat treatment for activating the diffusion layer. This prevents impurity ions contained in the resistive interconnection from diffusing outward during the heat treatment. This consequently suppresses variation of the resistance value of the resistive interconnection due to the heat treatment.
- FIGS. 1 to 9 are cross-sectional views illustrating a manufacturing method according to a first preferred embodiment
- FIG. 10 is a cross-sectional view illustrating a manufacturing method according to a second preferred embodiment
- FIGS. 11 and 12 are cross-sectional views illustrating a manufacturing method according to a third preferred embodiment
- FIGS. 13 to 16 are cross-sectional views illustrating a manufacturing method according to a fourth preferred embodiment
- FIG. 17 is a plan view used to explain the sizing of openings with respect to the sizing of contact areas with via plugs;
- FIGS. 18 to 20 are cross-sectional views illustrating the manufacturing method of the fourth preferred embodiment
- FIG. 21 is a cross-sectional view illustrating a manufacturing method according to a fifth preferred embodiment
- FIGS. 22 to 26 are cross-sectional views illustrating a manufacturing method according to a sixth preferred embodiment
- FIG. 27 is a cross-sectional view illustrating a semiconductor device according to a seventh preferred embodiment.
- FIGS. 28 to 30 are cross-sectional views illustrating a manufacturing method according to an eighth preferred embodiment.
- the present invention provides a method that is characterized by covering a resistive interconnection with an insulating film before activation of diffusion layers and by forming the insulating film with a minimized extra heat treatment.
- the semiconductor device manufacturing method of a first preferred embodiment is characterized by covering, with a sidewall film, a gate electrode and a resistive interconnection formed on a semiconductor substrate, and then applying a heat treatment for activating diffusion layers, with the sidewall film remaining on side surfaces of the gate electrode and on the top and side surfaces of the resistive interconnection.
- a silicon substrate (hereinafter referred to simply as a substrate) 1 which has element isolation films 2 formed in the surface.
- the region where transistors are to be formed is referred to as a transistor portion 101 and the region where a resistive interconnection is to be formed is referred to as a resistance portion 102 .
- a gate oxide film 3 is formed in the transistor portion 101 on the substrate 1 , e.g. by thermal oxidation.
- polysilicon 4 is deposited, e.g. by CVD (Chemical Vapor Deposition), on the substrate 1 (on the gate oxide film 3 in the transistor portion 101 and on the element isolation film 2 in the resistance portion 102 ) to a film thickness of about 150 nm to 300 nm.
- a resist 5 is formed on the polysilicon 4 by lithography and patterned so that the polysilicon 4 is exposed in the resistance portion 102 .
- impurity ions are implanted into the exposed portion of the polysilicon 4 in the resistance portion 102 to set the resistance of the polysilicon at a given relatively high value (for example, a resistance value of about several hundred to several thousand ohms).
- this impurity ion implantation is achieved by implanting impurity ions, such as As (arsenic) or BF 2 (boron fluoride), to about 1 ⁇ 10 14 to 1 ⁇ 10 16 ions/cm 2 at an energy of about 20 to 50 keV.
- impurity ions such as As (arsenic) or BF 2 (boron fluoride)
- the polysilicon 4 is patterned into a given shape by lithography so as to form a gate electrode 6 in the transistor portion 101 and a resistive interconnection 7 in the resistance portion 102 .
- FIG. 4 shows this process step.
- a resist 8 is formed by lithography to cover the resistive interconnection 7 in the resistance portion 102 , with the transistor portion 101 being exposed.
- impurity ions of a given conductivity type are implanted into the exposed transistor portion 101 to form shallow source/drain regions (they can be regarded as shallow diffusion layers) 1 A with a relatively low impurity concentration.
- This impurity ion implantation is achieved, for example, by implanting impurity ions to about 1 ⁇ 10 12 to 1 ⁇ 10 15 ions/cm 2 at an energy of about 20 to 50 keV.
- the impurity ions are not implanted into the resistive interconnection 7 because the resistive interconnection 7 is covered by the resist 8 , so that the impurity concentration remains unchanged at the value set by the impurity ion implantation that was performed to raise the resistance; the resistance value of the resistive interconnection 7 is thus not varied by the impurity ion implantation step shown in FIG. 5 .
- a sidewall film (it can be regarded as an insulating film) 9 is formed, e.g. by CVD, to a thickness of about 40 to 200 nm, so as to cover the semiconductor device processed as shown in FIG. 5 .
- the sidewall film 9 remains on the side surfaces of the gate electrode 6 in the transistor portion 101 . Also, the portion of the sidewall film 9 that covers the resistive interconnection 7 in the resistance portion 102 remains without being removed by the anisotropic etching.
- a resist 11 is formed by lithography to cover the resistive interconnection 7 (including the sidewall film 9 covering the resistive interconnection 7 ).
- the transistor portion 101 is thus exposed.
- impurity ions of a given conductivity type are implanted into the substrate 1 at both sides of the gate electrode 6 to form deep source/drain regions (they can be regarded as deep diffusion layers) 1 B with a relatively high impurity concentration.
- This ion implantation is achieved by implanting impurity ions to 1 ⁇ 10 15 ions/cm 2 or more, for example.
- the impurity ions are not implanted into the resistive interconnection 7 because the resistive interconnection 7 is covered by the sidewall film 9 and the resist 11 . Even only the sidewall film 9 formed on the resistive interconnection 7 can suppress the introduction of the impurity ions into the resistive interconnection 7 .
- the resist 11 is removed and a heat treatment at about 700° C. or higher is performed to activate the source/drain regions 1 A and 1 B in the areas of the substrate 1 on both sides of the gate electrode 7 .
- a heat treatment at about 700° C. or higher is performed to activate the source/drain regions 1 A and 1 B in the areas of the substrate 1 on both sides of the gate electrode 7 .
- the semiconductor device manufacturing method of this preferred embodiment is capable of preventing the problem that the resistance value of the resistive interconnection 7 set by the resistance-raising impurity ion implantation is varied by the impurity ion implantation and heat treatment processes that are performed later, thereby providing a semiconductor device with higher-precision resistive interconnection 7 .
- the formation of the sidewall film 9 is performed simultaneously with the formation of the sidewall film 9 on the side surfaces of the gate electrode 6 .
- the semiconductor device manufacturing method is characterized in that impurity ions are implanted simultaneously into the substrate areas on both sides of the gate electrode and into the resistive interconnection so as to form shallow source/drain regions and to control the resistance of the resistive interconnection.
- the substrate 1 shown in FIG. 2 is prepared as described in the first preferred embodiment. Subsequently, in the semiconductor device manufacturing method of this preferred embodiment, before a process step of raising the resistance of the resistive interconnection 7 (i.e. skipping the process step of FIG. 3 ), the polysilicon 4 is patterned into a given shape as shown in FIG. 4 to form the gate electrode 6 in the transistor portion 101 and the resistive interconnection 7 in the resistance portion 102 .
- impurity ions are implanted into the exposed transistor portion 101 and resistance portion 102 in order to form shallow source/drain regions 1 A in the transistor portion 101 and, in the resistance portion 102 , to raise the resistance of the resistive interconnection 7 to a given value.
- This impurity ion implantation is performed by implanting given impurity ions at an energy of about 20 to 50 keV to about 1 ⁇ 10 12 to 1 ⁇ 10 15 ions/cm 2 , for example.
- sidewall film 9 is formed, e.g. by CVD, to a film thickness of about 40 to 200 nm, thereby covering the semiconductor device processed as shown in FIG. 10 .
- a normal anisotropic etching process is applied and then the resist 10 is removed.
- the sidewall film 9 remains on the side surfaces of the gate electrode 6 in the transistor portion 101 , and in the resistance portion 102 , the sidewall film 9 covering the resistive interconnection 7 remains without being removed by the anisotropic etching.
- the manufacturing method of this preferred embodiment thus simultaneously achieves the formation of the shallow source/drain regions 1 A and the resistance raise of the resistive interconnection 7 , which reduces the number of process steps and consequently reduces the cost, while providing the effects of the first preferred embodiment.
- the sidewall film is etched using a resist covering the resistive interconnection as a mask so that the sidewall film remains on the resistive interconnection, and characteristically, that resist is then reused as a mask to implant impurity ions to form the deep source/drain regions 1 B.
- FIG. 11 shows the structure obtained after the anisotropic etching.
- the sidewall film 9 remains on the sides of the gate electrode 6 and also on the side surfaces and the top surface of the resistive interconnection 7 since the resistive interconnection 7 is covered by the resist 10 .
- an impurity ion implantation is performed to form the deep source/drain regions 1 B in the substrate 1 on both sides of the gate electrode 6 .
- This ion implantation is achieved by implanting impurity ions of 1 ⁇ 10 15 ions/cm 2 or more, for example.
- the resist 10 is removed and a heat treatment at about 700° C. or higher is performed to activate the source/drain regions 1 A and 1 B in the substrate 1 on both sides of the gate electrode 6 .
- a heat treatment at about 700° C. or higher is performed to activate the source/drain regions 1 A and 1 B in the substrate 1 on both sides of the gate electrode 6 .
- this process step as in the first preferred embodiment, it is possible to prevent impurity ions from diffusing out from the resistive interconnection 7 due to this heat treatment because the resistive interconnection 7 is completely covered by the sidewall film 9 . Therefore the initially set resistance value is not varied by this heat treatment.
- the resist 10 is not removed after the etching of the sidewall film 9 and the impurity ion implantation for forming the deep source/drain regions 1 B is performed using that resist 10 .
- This preferred embodiment thus reduces the number of process steps as compared with the first preferred embodiment and consequently reduces the cost while providing the effects of the first preferred embodiment.
- the third preferred embodiment has shown a method in which the patterning of the sidewall film 9 and the formation of the deep source/drain regions 1 B described in the first preferred embodiment are achieved using the same resist 10 as a mask, the manufacturing method of the third preferred embodiment can be applied also to the second preferred embodiment.
- the same resist 10 may be used as a mask in common in the two process steps.
- the sidewall film 9 completely covers the resistive interconnection 7 but the sidewall film 9 is absent on the top surface of the gate electrode 6 .
- the manufacturing method of this preferred embodiment includes an additional step of forming openings in given positions of the sidewall film 9 covering the top surface of the resistive interconnection 7 before covering the gate electrode 6 and the resistive interconnection 7 with an interlayer insulating film. This is now described in detail.
- FIG. 13 is a cross-sectional view of the semiconductor device being processed according to the manufacturing methods of the preferred embodiments described so far.
- FIG. 14 is an enlarged cross-sectional view of the semiconductor device of FIG. 13 , in which the resistive interconnection 7 is cut along a section parallel to the axis y and that cross-section is seen in the direction x.
- a resist 15 is formed to cover the sidewall film 9 and then openings 16 reaching the sidewall film 9 are formed in given positions of the resist 15 . This is shown in FIG. 15 .
- FIG. 16 shows the structure obtained after removal of the resist 15 .
- FIG. 17 is the plan view of the structure shown in FIG. 16 .
- the openings 17 are formed with a margin of 0.5 ⁇ m with respect to contact regions with via plugs formed later.
- a contact region 18 is a square area having sides of 0.3 ⁇ m
- the opening 17 is formed in a square area 19 having sides of 1.3 ⁇ m, with a margin of 0.5 ⁇ m from each side of the square area of the contact region 18 .
- an interlayer insulating film 20 is formed by, e.g. CVD, covering the resistive interconnection 7 and the gate electrode 6 (not shown).
- a normal lithography technique is applied to form second contact holes 21 reaching the resistive interconnection 7 through the interlayer insulating film 20 ( FIG. 19 ) and at the same time a first contact hole (not shown) is formed to reach the gate electrode 6 through the interlayer insulating film 20 .
- the interconnections 23 include ones that are electrically connected to the resistive interconnection 7 through the via plugs 22 ( FIG. 20 ) and one (not shown) that is electrically connected to the gate electrode 6 through a via plug.
- the openings 17 reaching the resistive interconnection 7 are formed in given areas of the sidewall film 9 covering the top surface of the resistive interconnection 7 . This improves the process margin of the formation of the first contact hole and second contact holes 21 through the interlayer insulating film 20 .
- the semiconductor device manufacturing method of a fifth preferred embodiment is characterized in that, after the etching using the resist 15 as a mask as shown in FIG. 15 to form the openings 17 in the sidewall film 9 , impurity ions are implanted into the areas exposed in the openings 17 to lower the resistance value of the resistive interconnection 7 in these areas. This is now described in detail.
- a resist 25 is formed to cover the semiconductor device and then openings 26 are formed through the resist 25 from its top surface so that the resistive interconnection 7 is exposed in the previously formed openings 17 .
- impurity ions are implanted using the resist 25 as a mask.
- FIG. 21 shows this process step. This impurity ion implantation can be performed under the conditions below.
- the impurity ion implantation can be conducted using As, BF 2 as the ion species with an implant energy of about 20 to 50 keV and an impurity ion concentration of about 1 ⁇ 10 14 to 1 ⁇ 10 16 ions/cm 2 .
- Impurity ions are thus implanted into the portions of the resistive interconnection 7 that are exposed in the openings 26 , so that the contact resistance in these implanted portions with respect to via plugs formed later is made lower than when the impurity ion implantation is not performed.
- the impurity ion implantation under the conditions shown above lowers the contact resistance to (1/several numbers) or (1/several decades) of the contact resistance that would be exhibited when the impurity ion implantation is not performed.
- the ratio of the contact resistance value to the resistance value of the resistive interconnection 7 is reduced, so that, even when the contact resistance values vary among the resistive interconnections 7 , the effect of the variation upon the resistance value of the entire resistive interconnections 7 is reduced, which provides more precise resistive interconnections 7 .
- the impurity ion implantation for forming the deep source/drain regions may be achieved simultaneously with this impurity ion implantation.
- the semiconductor device manufacturing method of a sixth preferred embodiment is characterized in that an insulating film is formed to cover the resistive interconnection to prevent out-diffusion of impurities from the resistive interconnection during the heat treatment of the semiconductor device. That is to say, while the first and other preferred embodiments use the sidewall film also as such insulating film, this preferred embodiment characteristically forms a separate insulating film.
- a heat treatment is applied to the substrate 1 having element isolation films 2 to form the gate oxide film 3 and then the polysilicon 4 is formed to cover the substrate 1 on which the gate oxide film 3 resides. Then the polysilicon 4 is patterned to form the gate electrode 6 and the resistive interconnection 7 (see FIGS. 1, 2 , 4 ).
- impurity ions are implanted, with the resistive interconnection 7 covered by the resist 8 , in order to form the shallow source/drain regions 1 A in the surface of the substrate 1 on both sides of the gate electrode 6 .
- the sidewall film 9 is formed over the substrate 1 to cover the gate electrode 6 and the resistive interconnection 7 .
- the entire surface of the sidewall film 9 formed over the substrate 1 is anisotropically etched with no resist covering the resistive interconnection 7 . As shown in FIG. 22 , this etching causes the sidewall film 9 to remain on the side surfaces of the gate electrode 6 and also on the side surfaces of the resistive interconnection 7 .
- the sidewall film 9 does not remain on the top surface of the resistive interconnection 7 but it remains only on both side surfaces of the resistive interconnection 7 .
- impurity ions are implanted into the substrate 1 at a high concentration (for example, about 1 ⁇ 10 14 to 1 ⁇ 10 16 ions/cm 2 ) in order to form the deep source/drain regions 1 B in the surface portions of the substrate 1 on both sides of the gate electrode 6 and also in order to control the resistance value of the resistive interconnection 7 .
- a high concentration for example, about 1 ⁇ 10 14 to 1 ⁇ 10 16 ions/cm 2
- the single ion implantation process thus achieves both of the formation of the deep source/drain regions 1 B and the resistance value control of the resistive interconnection 7 , which reduces the manufacturing cost.
- an insulating film 31 is formed over the substrate 1 by CVD to cover the gate electrode 6 and the resistive interconnection 7 .
- the insulating film 31 can be a silicon oxide film or a silicon nitride film (Si 3 N 4 ), for example.
- the thickness of the insulating film 31 is about 50 to 200 nm.
- a resist 32 is formed by a normal lithography technique to cover the resistive interconnection 7 that is covered by the insulating film 31 , which is followed by an anisotropic etching using the resist 32 as a mask.
- FIG. 26 shows the structure obtained after the etching, from which the resist 32 has been removed.
- the sidewall film 9 and insulating film 31 remain on the side surfaces of the gate electrode 6
- the sidewall film 9 and insulating film 31 remain also on the side surfaces of the resistive interconnection 7 , with the insulating film 31 remaining on the top surface of the resistive interconnection 7 .
- a heat treatment at about 700° C. or higher is performed to activate the source/drain regions 1 A and 1 B formed in the substrate 1 on both sides of the gate electrode 6 .
- This heat treatment does not cause out-diffusion of impurity ions from the resistive interconnection 7 because the resistive interconnection 7 is completely covered by the insulating film 31 . Therefore the initially set resistance value is not varied by the heat treatment.
- the openings 17 are formed in the sidewall film 9 prior to the formation of the interlayer insulating film 20 (see FIGS. 16 and 18 ) so as to improve the process margin of the subsequent formation of the first and second contact holes.
- openings can be formed in the insulating film 31 prior to the formation of the interlayer insulating film 20 to improve the process margin of the formation of the first and second contact holes.
- a nitride film having a film thickness of 50 nm or more as the insulating film 31 prevents hydrogen from invading the resistive interconnection 7 . This suppresses variation of the resistance value of the resistive interconnection 7 and so improves the long-term reliability of the resistive interconnection 7 .
- the semiconductor device manufacturing method of a seventh preferred embodiment is characterized in that a silicide protection film is adopted as the insulating film 31 introduced in the sixth preferred embodiment. That is to say, characteristically, a silicide protection film, which is usually used during silicidation process to cover regions not to undergo silicidation, serves also as an insulating film for preventing the out-diffusion of impurity ions from the resistive interconnection.
- FIG. 27 is a cross-sectional view of the semiconductor device of this preferred embodiment.
- sidewall films 9 and silicide protection films 41 are formed on the side surfaces of the gate electrode 6 and the sidewall films 9 are formed on the side surfaces of the resistive interconnection 7 , with the silicide protection film 41 covering the resistive interconnection 7 on which the sidewall films 9 reside.
- a manufacturing process includes a silicidation step, like this preferred embodiment, it is not necessary to form a separate insulating film only for the purpose of preventing impurity ion out-diffusion from the resistive interconnection 7 , meaning that there is no need to apply extra heat treatment to the semiconductor device to form such insulating film.
- impurity ions are implanted into the resistive interconnection 7 in the regions that come in contact with via plugs, so as to lower the contact resistance with the via plugs (see FIG. 21 ).
- the semiconductor device manufacturing method of an eighth preferred embodiment is characterized in that those contact regions are salicidized. This is now described in detail.
- FIG. 28 is an enlarged cross-sectional view of the semiconductor device of FIG. 27 , where the resistive interconnection 7 is cut along a section parallel to the axis y and the section is seen from the direction x.
- openings 42 reaching the resistive interconnection 7 are formed in given positions of the silicide protection film 41 covering the resistive interconnection 7 . This step is shown in FIG. 29 .
- FIG. 29 is an enlarged cross-sectional view showing the structure after the removal.
- a sputtering is applied to the semiconductor device processed as shown in FIG. 29 to deposit a refractory metal, such as cobalt, titanium, or nickel, on the semiconductor device.
- the semiconductor device, on which the refractory metal has been deposited is thermally processed.
- This forms silicide films 43 in a self-aligned manner on the surface of the resistive interconnection 7 in the areas exposed at the bottoms of the openings 42 .
- the refractory metal portion formed on the silicide protection film 41 and therefore remaining unreacted during the heat treatment is removed by wet-etching.
- FIG. 30 is an enlarged cross-sectional view showing the structure after the removal.
- the openings 42 reaching the resistive interconnection 7 are formed in given positions of the silicide protection film 41 covering the upper surface of the resistive interconnection 7 and the surface portions of the resistive interconnection 7 exposed at the bottoms of the openings 42 are subjected to salicidation.
- the contact resistance of the salicided portions (silicide films 43 ) with respect to the via plugs formed later is lowered to (1/several decades) of that exhibited when salicidation is not performed.
- the ratio of the contact resistance value to the resistance value of the resistive interconnection 7 is reduced, so that, even when the contact resistance values vary among the resistive interconnections 7 , the effect of the variation upon the resistance value of the entire resistive interconnections 7 is reduced, which provides more precise resistive interconnections 7 .
Landscapes
- Power Engineering (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Epidemiology (AREA)
- Public Health (AREA)
- Health & Medical Sciences (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A semiconductor device manufacturing method is provided which is capable of suppressing variation of the resistance value of resistive interconnection and preventing variation of transistor performance. A gate electrode and a resistive interconnection are formed on a substrate and impurity ions are implanted into the surface of the substrate to form source/drain regions (diffusion layers: 1A, 1B) on both sides of the gate electrode. Also, impurity ions are implanted to control the resistance value of the resistive interconnection. Next, a sidewall film is formed to cover the resistive interconnection. Then a heat treatment is performed to activate the source/drain regions (diffusion layers: 1A, 1B).
Description
- 1. Field of the Invention
- The present invention relates to a semiconductor device manufacturing method and for example to a method for manufacturing a semiconductor device having a gate electrode and a resistive interconnection.
- 2. Description of the Background Art
- In a semiconductor substrate having an element isolation film of the background art, a resistive interconnection having a relatively high resistance value (e.g. a resistance value of about several hundred to several thousand ohms) is formed on the element isolation film and a gate electrode is formed on the semiconductor substrate in isolation from the resistive interconnection.
- In the semiconductor device thus structured, impurity ions are implanted into the resistive interconnection to control its resistance value, and impurity ions are also implanted into the semiconductor substrate to form diffusion layers in areas on both sides of the gate electrode. Subsequently a heat treatment is applied to activate the diffusion layers.
- Related prior arts include the following (for example, refer to the First to Third Patent Documents): Japanese Patent Application Laid-Open Nos. 2-128465 (1990), 2-228065 (1990), and 2000-216254.
- However, in the method above, the heat treatment causes out-diffusion of ions from the resistive interconnection. This makes it impossible to precisely control the resistance value of the resistive interconnection.
- Also, while First Patent Document discloses a technique in which an oxide film is formed on the resistive interconnection after formation of transistors, the oxide film formation involves an additional heat treatment, which varies the characteristics of the transistors and makes it impossible to provide highly precise transistors.
- Also, even when the resistive interconnection is formed after the formation of the gate electrode, the formation of the resistive interconnection involves an additional heat treatment, which may vary the transistor characteristics.
- An object of the present invention is to provide a semiconductor device manufacturing method that is capable of suppressing variation of the resistance value of resistive interconnection and preventing variation of transistor performance.
- According to the present invention, a semiconductor device manufacturing method includes the following steps (a) to (d). The step (a) is forming a resistive interconnection and a gate electrode on a substrate. The step (b) is implanting impurity ions into a surface of the substrate to form a diffusion layer. The step (c) is forming an insulating film to cover the resistive interconnection and the gate electrode. The step (d) is heating the substrate after the step (c) to activate the diffusion layer.
- The resistive interconnection is covered by the insulating film before the heat treatment for activating the diffusion layer. This prevents impurity ions contained in the resistive interconnection from diffusing outward during the heat treatment. This consequently suppresses variation of the resistance value of the resistive interconnection due to the heat treatment.
- These and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.
- FIGS. 1 to 9 are cross-sectional views illustrating a manufacturing method according to a first preferred embodiment;
-
FIG. 10 is a cross-sectional view illustrating a manufacturing method according to a second preferred embodiment; -
FIGS. 11 and 12 are cross-sectional views illustrating a manufacturing method according to a third preferred embodiment; - FIGS. 13 to 16 are cross-sectional views illustrating a manufacturing method according to a fourth preferred embodiment;
-
FIG. 17 is a plan view used to explain the sizing of openings with respect to the sizing of contact areas with via plugs; - FIGS. 18 to 20 are cross-sectional views illustrating the manufacturing method of the fourth preferred embodiment;
-
FIG. 21 is a cross-sectional view illustrating a manufacturing method according to a fifth preferred embodiment; - FIGS. 22 to 26 are cross-sectional views illustrating a manufacturing method according to a sixth preferred embodiment;
-
FIG. 27 is a cross-sectional view illustrating a semiconductor device according to a seventh preferred embodiment; and - FIGS. 28 to 30 are cross-sectional views illustrating a manufacturing method according to an eighth preferred embodiment.
- The present invention provides a method that is characterized by covering a resistive interconnection with an insulating film before activation of diffusion layers and by forming the insulating film with a minimized extra heat treatment.
- The present invention will now be described specifically referring to the drawings showing the preferred embodiments.
- The semiconductor device manufacturing method of a first preferred embodiment is characterized by covering, with a sidewall film, a gate electrode and a resistive interconnection formed on a semiconductor substrate, and then applying a heat treatment for activating diffusion layers, with the sidewall film remaining on side surfaces of the gate electrode and on the top and side surfaces of the resistive interconnection.
- The semiconductor device manufacturing method of this preferred embodiment is now described referring to the enlarged cross-sectional views showing the process steps.
- First, as shown in
FIG. 1 , a silicon substrate (hereinafter referred to simply as a substrate) 1 is prepared which haselement isolation films 2 formed in the surface. In thesubstrate 1, the region where transistors are to be formed is referred to as atransistor portion 101 and the region where a resistive interconnection is to be formed is referred to as aresistance portion 102. - Next, as shown in
FIG. 2 , agate oxide film 3 is formed in thetransistor portion 101 on thesubstrate 1, e.g. by thermal oxidation. Thenpolysilicon 4 is deposited, e.g. by CVD (Chemical Vapor Deposition), on the substrate 1 (on thegate oxide film 3 in thetransistor portion 101 and on theelement isolation film 2 in the resistance portion 102) to a film thickness of about 150 nm to 300 nm. - Next, as shown in
FIG. 3 , aresist 5 is formed on thepolysilicon 4 by lithography and patterned so that thepolysilicon 4 is exposed in theresistance portion 102. - Then, with the
resist 5 thus patterned, impurity ions are implanted into the exposed portion of thepolysilicon 4 in theresistance portion 102 to set the resistance of the polysilicon at a given relatively high value (for example, a resistance value of about several hundred to several thousand ohms). - For example, this impurity ion implantation is achieved by implanting impurity ions, such as As (arsenic) or BF2 (boron fluoride), to about 1×1014 to 1×1016 ions/cm2 at an energy of about 20 to 50 keV.
- Next, after removal of the
resist 5, thepolysilicon 4 is patterned into a given shape by lithography so as to form agate electrode 6 in thetransistor portion 101 and aresistive interconnection 7 in theresistance portion 102.FIG. 4 shows this process step. - Next, as shown in
FIG. 5 , aresist 8 is formed by lithography to cover theresistive interconnection 7 in theresistance portion 102, with thetransistor portion 101 being exposed. Then, in this condition, impurity ions of a given conductivity type are implanted into the exposedtransistor portion 101 to form shallow source/drain regions (they can be regarded as shallow diffusion layers) 1A with a relatively low impurity concentration. This impurity ion implantation is achieved, for example, by implanting impurity ions to about 1×1012 to 1×1015 ions/cm2 at an energy of about 20 to 50 keV. - In this process step, the impurity ions are not implanted into the
resistive interconnection 7 because theresistive interconnection 7 is covered by theresist 8, so that the impurity concentration remains unchanged at the value set by the impurity ion implantation that was performed to raise the resistance; the resistance value of theresistive interconnection 7 is thus not varied by the impurity ion implantation step shown inFIG. 5 . - Next, as shown in
FIG. 6 , after removal of theresist 8, a sidewall film (it can be regarded as an insulating film) 9 is formed, e.g. by CVD, to a thickness of about 40 to 200 nm, so as to cover the semiconductor device processed as shown inFIG. 5 . - Next, as shown in
FIG. 7 , with aresist 10 formed by lithography on theresistive interconnection 7 in theresistance portion 102, a normal anisotropic etching process is performed and theresist 10 is removed after the etching. - Thus, as shown in
FIG. 8 , thesidewall film 9 remains on the side surfaces of thegate electrode 6 in thetransistor portion 101. Also, the portion of thesidewall film 9 that covers theresistive interconnection 7 in theresistance portion 102 remains without being removed by the anisotropic etching. - Next, as shown in
FIG. 9 , in theresistance portion 102, a resist 11 is formed by lithography to cover the resistive interconnection 7 (including thesidewall film 9 covering the resistive interconnection 7). Thetransistor portion 101 is thus exposed. Then, in this condition, impurity ions of a given conductivity type are implanted into thesubstrate 1 at both sides of thegate electrode 6 to form deep source/drain regions (they can be regarded as deep diffusion layers) 1B with a relatively high impurity concentration. This ion implantation is achieved by implanting impurity ions to 1×1015 ions/cm2 or more, for example. - In this ion implantation, the impurity ions are not implanted into the
resistive interconnection 7 because theresistive interconnection 7 is covered by thesidewall film 9 and the resist 11. Even only thesidewall film 9 formed on theresistive interconnection 7 can suppress the introduction of the impurity ions into theresistive interconnection 7. - It is thus possible to prevent the resistance value of the
resistive interconnection 7 from being varied from the initially set value by this ion implantation. - Subsequently, the resist 11 is removed and a heat treatment at about 700° C. or higher is performed to activate the source/
drain regions substrate 1 on both sides of thegate electrode 7. Now, because theresistive interconnection 7 is completely covered by thesidewall film 9, it is possible in the heat treatment to prevent out-diffusion of impurity ions contained in theresistive interconnection 7. Therefore the initially set resistance value is not varied by the heat treatment. - As described so far, in a semiconductor device having transistors and the
resistive interconnection 7, the semiconductor device manufacturing method of this preferred embodiment is capable of preventing the problem that the resistance value of theresistive interconnection 7 set by the resistance-raising impurity ion implantation is varied by the impurity ion implantation and heat treatment processes that are performed later, thereby providing a semiconductor device with higher-precisionresistive interconnection 7. - While the
sidewall film 9 is formed to completely cover theresistive interconnection 7 in order to prevent out-diffusion of the impurity ions from theresistive interconnection 7, the formation of thesidewall film 9 is performed simultaneously with the formation of thesidewall film 9 on the side surfaces of thegate electrode 6. - Therefore no extra heat treatment is needed to form the
sidewall film 9 completely covering theresistive interconnection 7, which suppresses variation of transistor characteristics and provides higher-precision transistors than those manufactured by conventional techniques. - Also, while some additional process steps are performed to form the
resistive interconnection 7 and thesidewall film 9 covering theresistive interconnection 7, these steps do not vary the transistor characteristics. Furthermore, since other process steps are conventional transistor formation steps, the transistor characteristics are not particularly varied by the above-mentioned additional process steps throughout the entire manufacturing process of this preferred embodiment. - The semiconductor device manufacturing method according to a second preferred embodiment is characterized in that impurity ions are implanted simultaneously into the substrate areas on both sides of the gate electrode and into the resistive interconnection so as to form shallow source/drain regions and to control the resistance of the resistive interconnection.
- The semiconductor device manufacturing method of this preferred embodiment is now described referring to the enlarged cross-sectional views showing the process steps.
- First, the
substrate 1 shown inFIG. 2 is prepared as described in the first preferred embodiment. Subsequently, in the semiconductor device manufacturing method of this preferred embodiment, before a process step of raising the resistance of the resistive interconnection 7 (i.e. skipping the process step ofFIG. 3 ), thepolysilicon 4 is patterned into a given shape as shown inFIG. 4 to form thegate electrode 6 in thetransistor portion 101 and theresistive interconnection 7 in theresistance portion 102. - Next, as shown in
FIG. 10 , impurity ions are implanted into the exposedtransistor portion 101 andresistance portion 102 in order to form shallow source/drain regions 1A in thetransistor portion 101 and, in theresistance portion 102, to raise the resistance of theresistive interconnection 7 to a given value. This impurity ion implantation is performed by implanting given impurity ions at an energy of about 20 to 50 keV to about 1×1012 to 1×1015 ions/cm2, for example. - Next, as shown in
FIG. 6 ,sidewall film 9 is formed, e.g. by CVD, to a film thickness of about 40 to 200 nm, thereby covering the semiconductor device processed as shown inFIG. 10 . Subsequently, with the resist 10 formed by lithography on theresistive interconnection 7 in the resistance portion 102 (FIG. 7 ), a normal anisotropic etching process is applied and then the resist 10 is removed. - Thus, as shown in
FIG. 8 , thesidewall film 9 remains on the side surfaces of thegate electrode 6 in thetransistor portion 101, and in theresistance portion 102, thesidewall film 9 covering theresistive interconnection 7 remains without being removed by the anisotropic etching. - The following process steps are the same as those of the first preferred embodiment and therefore not described again here.
- The manufacturing method of this preferred embodiment thus simultaneously achieves the formation of the shallow source/
drain regions 1A and the resistance raise of theresistive interconnection 7, which reduces the number of process steps and consequently reduces the cost, while providing the effects of the first preferred embodiment. - In the semiconductor device manufacturing method of a third preferred embodiment, the sidewall film is etched using a resist covering the resistive interconnection as a mask so that the sidewall film remains on the resistive interconnection, and characteristically, that resist is then reused as a mask to implant impurity ions to form the deep source/
drain regions 1B. - The semiconductor device manufacturing method of this preferred embodiment is now described referring to the enlarged cross-sectional views showing the process steps. This method uses the process steps of FIGS. 1 to 7 and the subsequent anisotropic etching step as described in the first preferred embodiment and therefore they are not described in detail again.
FIG. 11 shows the structure obtained after the anisotropic etching. - As shown in
FIG. 11 , as in the first preferred embodiment, thesidewall film 9 remains on the sides of thegate electrode 6 and also on the side surfaces and the top surface of theresistive interconnection 7 since theresistive interconnection 7 is covered by the resist 10. - Next, in this preferred embodiment, as shown in
FIG. 12 , without removing the resist 10, an impurity ion implantation is performed to form the deep source/drain regions 1B in thesubstrate 1 on both sides of thegate electrode 6. This ion implantation is achieved by implanting impurity ions of 1×1015 ions/cm2 or more, for example. - Subsequently, the resist 10 is removed and a heat treatment at about 700° C. or higher is performed to activate the source/
drain regions substrate 1 on both sides of thegate electrode 6. In this process step, as in the first preferred embodiment, it is possible to prevent impurity ions from diffusing out from theresistive interconnection 7 due to this heat treatment because theresistive interconnection 7 is completely covered by thesidewall film 9. Therefore the initially set resistance value is not varied by this heat treatment. - As described above, according to the manufacturing method of this preferred embodiment, the resist 10 is not removed after the etching of the
sidewall film 9 and the impurity ion implantation for forming the deep source/drain regions 1B is performed using that resist 10. This preferred embodiment thus reduces the number of process steps as compared with the first preferred embodiment and consequently reduces the cost while providing the effects of the first preferred embodiment. - Although the third preferred embodiment has shown a method in which the patterning of the
sidewall film 9 and the formation of the deep source/drain regions 1B described in the first preferred embodiment are achieved using the same resist 10 as a mask, the manufacturing method of the third preferred embodiment can be applied also to the second preferred embodiment. - That is to say, while the method shown in the second preferred embodiment achieves the patterning of the
sidewall film 9 and the formation of the deep source/drain regions 1B using separate resists, the same resist 10 may be used as a mask in common in the two process steps. - As stated above, this reduces the number of process steps and thus reduces the cost, while providing the effects of the second preferred embodiment.
- In the manufacturing methods of the preferred embodiments above, the
sidewall film 9 completely covers theresistive interconnection 7 but thesidewall film 9 is absent on the top surface of thegate electrode 6. - In this condition, let us suppose that an interlayer insulating film is deposited to cover the
resistive interconnection 7 and thegate electrode 6, and an interconnection is provided on the interlayer insulating film, and a first contact hole connecting that interconnection and thegate electrode 6 and a second contact hole connecting that interconnection and theresistive interconnection 7 are simultaneously formed. In this case, the etching conditions differ between the two contact holes. - Then, when the two contact holes are etched at the same time, the process margin is necessarily reduced.
- Accordingly, the manufacturing method of this preferred embodiment includes an additional step of forming openings in given positions of the
sidewall film 9 covering the top surface of theresistive interconnection 7 before covering thegate electrode 6 and theresistive interconnection 7 with an interlayer insulating film. This is now described in detail. -
FIG. 13 is a cross-sectional view of the semiconductor device being processed according to the manufacturing methods of the preferred embodiments described so far.FIG. 14 is an enlarged cross-sectional view of the semiconductor device ofFIG. 13 , in which theresistive interconnection 7 is cut along a section parallel to the axis y and that cross-section is seen in the direction x. - As shown in
FIG. 14 , after forming thesidewall film 9 covering theresistive interconnection 7 as described in the above-described preferred embodiments, a resist 15 is formed to cover thesidewall film 9 and thenopenings 16 reaching thesidewall film 9 are formed in given positions of the resist 15. This is shown inFIG. 15 . - Next, the
sidewall film 9 is etched using the resist 15 as a mask to formopenings 17 reaching theresistive interconnection 7 through thesidewall film 9.FIG. 16 shows the structure obtained after removal of the resist 15.FIG. 17 is the plan view of the structure shown inFIG. 16 . - For example, the
openings 17 are formed with a margin of 0.5 μm with respect to contact regions with via plugs formed later. For example, as shown inFIG. 17 , when acontact region 18 is a square area having sides of 0.3 μm, then, in plan view, theopening 17 is formed in asquare area 19 having sides of 1.3 μm, with a margin of 0.5 μm from each side of the square area of thecontact region 18. - Next, as shown in
FIG. 18 , aninterlayer insulating film 20 is formed by, e.g. CVD, covering theresistive interconnection 7 and the gate electrode 6 (not shown). - Next, a normal lithography technique is applied to form second contact holes 21 reaching the
resistive interconnection 7 through the interlayer insulating film 20 (FIG. 19 ) and at the same time a first contact hole (not shown) is formed to reach thegate electrode 6 through theinterlayer insulating film 20. - Subsequently, the first contact hole and the second contact holes 21 are filled with a conductor to form via
plugs 22 and then interconnections 23 are formed on the surface of theinterlayer insulating film 20. Theinterconnections 23 include ones that are electrically connected to theresistive interconnection 7 through the via plugs 22 (FIG. 20 ) and one (not shown) that is electrically connected to thegate electrode 6 through a via plug. - As discussed above, in the manufacturing method of this preferred embodiment, before the formation of the
interlayer insulating film 20, theopenings 17 reaching theresistive interconnection 7 are formed in given areas of thesidewall film 9 covering the top surface of theresistive interconnection 7. This improves the process margin of the formation of the first contact hole and second contact holes 21 through theinterlayer insulating film 20. - The semiconductor device manufacturing method of a fifth preferred embodiment is characterized in that, after the etching using the resist 15 as a mask as shown in
FIG. 15 to form theopenings 17 in thesidewall film 9, impurity ions are implanted into the areas exposed in theopenings 17 to lower the resistance value of theresistive interconnection 7 in these areas. This is now described in detail. - After processing the semiconductor device to the step shown in
FIG. 16 , a resist 25 is formed to cover the semiconductor device and thenopenings 26 are formed through the resist 25 from its top surface so that theresistive interconnection 7 is exposed in the previously formedopenings 17. Next, impurity ions are implanted using the resist 25 as a mask.FIG. 21 shows this process step. This impurity ion implantation can be performed under the conditions below. - For example, the impurity ion implantation can be conducted using As, BF2 as the ion species with an implant energy of about 20 to 50 keV and an impurity ion concentration of about 1×1014 to 1×1016 ions/cm2.
- Impurity ions are thus implanted into the portions of the
resistive interconnection 7 that are exposed in theopenings 26, so that the contact resistance in these implanted portions with respect to via plugs formed later is made lower than when the impurity ion implantation is not performed. - For example, the impurity ion implantation under the conditions shown above lowers the contact resistance to (1/several numbers) or (1/several decades) of the contact resistance that would be exhibited when the impurity ion implantation is not performed.
- Accordingly, the ratio of the contact resistance value to the resistance value of the
resistive interconnection 7 is reduced, so that, even when the contact resistance values vary among theresistive interconnections 7, the effect of the variation upon the resistance value of the entireresistive interconnections 7 is reduced, which provides more preciseresistive interconnections 7. - The impurity ion implantation for forming the deep source/drain regions may be achieved simultaneously with this impurity ion implantation.
- The semiconductor device manufacturing method of a sixth preferred embodiment is characterized in that an insulating film is formed to cover the resistive interconnection to prevent out-diffusion of impurities from the resistive interconnection during the heat treatment of the semiconductor device. That is to say, while the first and other preferred embodiments use the sidewall film also as such insulating film, this preferred embodiment characteristically forms a separate insulating film.
- The semiconductor device manufacturing method of this preferred embodiment is now described referring to the enlarged cross-sectional views showing the process steps.
- First, as in the second preferred embodiment, a heat treatment is applied to the
substrate 1 havingelement isolation films 2 to form thegate oxide film 3 and then thepolysilicon 4 is formed to cover thesubstrate 1 on which thegate oxide film 3 resides. Then thepolysilicon 4 is patterned to form thegate electrode 6 and the resistive interconnection 7 (seeFIGS. 1, 2 , 4). - Next, as described referring to
FIG. 5 in the first preferred embodiment, impurity ions are implanted, with theresistive interconnection 7 covered by the resist 8, in order to form the shallow source/drain regions 1A in the surface of thesubstrate 1 on both sides of thegate electrode 6. Subsequently, as shown inFIG. 6 , thesidewall film 9 is formed over thesubstrate 1 to cover thegate electrode 6 and theresistive interconnection 7. - Next, in the manufacturing method of this preferred embodiment, the entire surface of the
sidewall film 9 formed over thesubstrate 1 is anisotropically etched with no resist covering theresistive interconnection 7. As shown inFIG. 22 , this etching causes thesidewall film 9 to remain on the side surfaces of thegate electrode 6 and also on the side surfaces of theresistive interconnection 7. - It should be noted that, in this preferred embodiment, the
sidewall film 9 does not remain on the top surface of theresistive interconnection 7 but it remains only on both side surfaces of theresistive interconnection 7. - Next, as shown in
FIG. 23 , impurity ions are implanted into thesubstrate 1 at a high concentration (for example, about 1×1014 to 1×1016 ions/cm2) in order to form the deep source/drain regions 1B in the surface portions of thesubstrate 1 on both sides of thegate electrode 6 and also in order to control the resistance value of theresistive interconnection 7. - The single ion implantation process thus achieves both of the formation of the deep source/
drain regions 1B and the resistance value control of theresistive interconnection 7, which reduces the manufacturing cost. - Next, as shown in
FIG. 24 , an insulatingfilm 31 is formed over thesubstrate 1 by CVD to cover thegate electrode 6 and theresistive interconnection 7. The insulatingfilm 31 can be a silicon oxide film or a silicon nitride film (Si3N4), for example. The thickness of the insulatingfilm 31 is about 50 to 200 nm. - Next, as shown in
FIG. 25 , a resist 32 is formed by a normal lithography technique to cover theresistive interconnection 7 that is covered by the insulatingfilm 31, which is followed by an anisotropic etching using the resist 32 as a mask. -
FIG. 26 shows the structure obtained after the etching, from which the resist 32 has been removed. As can be seen fromFIG. 26 , thesidewall film 9 and insulatingfilm 31 remain on the side surfaces of thegate electrode 6, and thesidewall film 9 and insulatingfilm 31 remain also on the side surfaces of theresistive interconnection 7, with the insulatingfilm 31 remaining on the top surface of theresistive interconnection 7. - Subsequently, a heat treatment at about 700° C. or higher is performed to activate the source/
drain regions substrate 1 on both sides of thegate electrode 6. This heat treatment does not cause out-diffusion of impurity ions from theresistive interconnection 7 because theresistive interconnection 7 is completely covered by the insulatingfilm 31. Therefore the initially set resistance value is not varied by the heat treatment. - In the fourth preferred embodiment, the
openings 17 are formed in thesidewall film 9 prior to the formation of the interlayer insulating film 20 (seeFIGS. 16 and 18 ) so as to improve the process margin of the subsequent formation of the first and second contact holes. In this preferred embodiment, as in the fourth preferred embodiment, openings can be formed in the insulatingfilm 31 prior to the formation of theinterlayer insulating film 20 to improve the process margin of the formation of the first and second contact holes. - Also, adopting a nitride film having a film thickness of 50 nm or more as the insulating
film 31 prevents hydrogen from invading theresistive interconnection 7. This suppresses variation of the resistance value of theresistive interconnection 7 and so improves the long-term reliability of theresistive interconnection 7. - The semiconductor device manufacturing method of a seventh preferred embodiment is characterized in that a silicide protection film is adopted as the insulating
film 31 introduced in the sixth preferred embodiment. That is to say, characteristically, a silicide protection film, which is usually used during silicidation process to cover regions not to undergo silicidation, serves also as an insulating film for preventing the out-diffusion of impurity ions from the resistive interconnection. - The manufacturing process steps of this preferred embodiment are conducted in the same way as those of the sixth preferred embodiment except that the insulating
film 31 of the sixth preferred embodiment is replaced by a silicide protection film. Therefore they are not described again here.FIG. 27 is a cross-sectional view of the semiconductor device of this preferred embodiment. - As can be seen from
FIG. 27 ,sidewall films 9 andsilicide protection films 41 are formed on the side surfaces of thegate electrode 6 and thesidewall films 9 are formed on the side surfaces of theresistive interconnection 7, with thesilicide protection film 41 covering theresistive interconnection 7 on which thesidewall films 9 reside. - Thus, when a manufacturing process includes a silicidation step, like this preferred embodiment, it is not necessary to form a separate insulating film only for the purpose of preventing impurity ion out-diffusion from the
resistive interconnection 7, meaning that there is no need to apply extra heat treatment to the semiconductor device to form such insulating film. - Thus, when a silicidation process is included, it is possible to prevent the out-diffusion of impurity ions from the
resistive interconnection 7 and to suppress variation of transistor characteristics, thereby providing more precise transistors as compared with those of the sixth preferred embodiment. - In the fifth preferred embodiment, impurity ions are implanted into the
resistive interconnection 7 in the regions that come in contact with via plugs, so as to lower the contact resistance with the via plugs (seeFIG. 21 ). The semiconductor device manufacturing method of an eighth preferred embodiment is characterized in that those contact regions are salicidized. This is now described in detail. -
FIG. 28 is an enlarged cross-sectional view of the semiconductor device ofFIG. 27 , where theresistive interconnection 7 is cut along a section parallel to the axis y and the section is seen from the direction x. - Next, in
FIG. 28 , according to a procedure similar to that of the fourth preferred embodiment,openings 42 reaching theresistive interconnection 7 are formed in given positions of thesilicide protection film 41 covering theresistive interconnection 7. This step is shown inFIG. 29 . - Next, a sputtering is applied to the semiconductor device processed as shown in
FIG. 29 to deposit a refractory metal, such as cobalt, titanium, or nickel, on the semiconductor device. Then the semiconductor device, on which the refractory metal has been deposited, is thermally processed. This formssilicide films 43 in a self-aligned manner on the surface of theresistive interconnection 7 in the areas exposed at the bottoms of theopenings 42. Then the refractory metal portion formed on thesilicide protection film 41 and therefore remaining unreacted during the heat treatment is removed by wet-etching.FIG. 30 is an enlarged cross-sectional view showing the structure after the removal. - The following process steps, i.e. forming an interlayer insulating film, forming contact holes, and so on, are carried out just like those of the fourth preferred embodiment, so these steps are not described again here.
- In this way, in the manufacturing method of this preferred embodiment, before the formation of the interlayer insulating film, the
openings 42 reaching theresistive interconnection 7 are formed in given positions of thesilicide protection film 41 covering the upper surface of theresistive interconnection 7 and the surface portions of theresistive interconnection 7 exposed at the bottoms of theopenings 42 are subjected to salicidation. Thus the contact resistance of the salicided portions (silicide films 43) with respect to the via plugs formed later is lowered to (1/several decades) of that exhibited when salicidation is not performed. - Accordingly, the ratio of the contact resistance value to the resistance value of the
resistive interconnection 7 is reduced, so that, even when the contact resistance values vary among theresistive interconnections 7, the effect of the variation upon the resistance value of the entireresistive interconnections 7 is reduced, which provides more preciseresistive interconnections 7. - While the invention has been described in detail, the foregoing description is in all aspects illustrative and not restrictive. It is understood that numerous other modifications and variations can be devised without departing from the scope of the invention.
Claims (6)
1-13. (canceled)
14. A semiconductor device manufacturing method comprising the steps of:
(a) forming a poly-silicon on a substrate and on an element isolation region;
(b) etching said poly-silicon to form a resistive interconnection on said element isolation region and a gate electrode on said substrate;
(c) implanting impurity ions into a surface of said substrate to form a diffusion layer;
(d) forming an insulating film to cover said resistive interconnection and said gate electrode; and
(e) heating said substrate to activate said diffusion layer, after said step (c),
wherein said step (c) include the step of forming a nitride film to cover said resistive interconnection.
15. The semiconductor device manufacturing method according to claim 14 , further comprising, before said step (d), the steps of:
(f) forming sidewall films on side surfaces of said gate electrode; and
(g) after said step (f), implanting impurity ions into said substrate on both sides of gate electrode and into said resistive interconnection to form said diffusion layer and to control a resistance value of said resistive interconnection.
16. The semiconductor device manufacturing method according to claim 14 , further comprising, after said step (d), the steps of:
(h) forming on opening in said insulating film, said opening reaching said resistive interconnection.
17. The semiconductor device manufacturing method according to claim 16 , further comprising, after said step (h), the steps of:
(i) forming an interlayer insulating film covering said resistive interconnection and said gate electrode; and
(j) forming a first contact hole extending from the upper surface of said interlayer insulating film to reach said gate electrode and forming a second contact hole extending from the upper surface of said interlayer insulating film through said opening to reach said resistive interconnection.
18. The semiconductor device manufacturing method according to claim 16 , further comprising, after said step (h), the steps of:
(k) applying a process of lower the resistance of said resistive interconnection in a region exposed in said opening.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/639,296 US20070087559A1 (en) | 2003-06-04 | 2006-12-15 | Semiconductor device manufacturing method |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JPJP2003-159184 | 2003-06-04 | ||
JP2003159184A JP4786126B2 (en) | 2003-06-04 | 2003-06-04 | Manufacturing method of semiconductor device |
US10/854,162 US7166504B2 (en) | 2003-06-04 | 2004-05-27 | Semiconductor device manufacturing method |
US11/639,296 US20070087559A1 (en) | 2003-06-04 | 2006-12-15 | Semiconductor device manufacturing method |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/854,162 Continuation US7166504B2 (en) | 2003-06-04 | 2004-05-27 | Semiconductor device manufacturing method |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070087559A1 true US20070087559A1 (en) | 2007-04-19 |
Family
ID=33516093
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/854,162 Expired - Fee Related US7166504B2 (en) | 2003-06-04 | 2004-05-27 | Semiconductor device manufacturing method |
US11/639,296 Abandoned US20070087559A1 (en) | 2003-06-04 | 2006-12-15 | Semiconductor device manufacturing method |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/854,162 Expired - Fee Related US7166504B2 (en) | 2003-06-04 | 2004-05-27 | Semiconductor device manufacturing method |
Country Status (3)
Country | Link |
---|---|
US (2) | US7166504B2 (en) |
JP (1) | JP4786126B2 (en) |
KR (1) | KR100613786B1 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006216857A (en) * | 2005-02-04 | 2006-08-17 | Fujitsu Ltd | Method for manufacturing semiconductor device |
JP4944402B2 (en) * | 2005-07-13 | 2012-05-30 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP5162935B2 (en) * | 2007-03-27 | 2013-03-13 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
JP5292878B2 (en) * | 2008-03-26 | 2013-09-18 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
JP5493385B2 (en) * | 2009-02-25 | 2014-05-14 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5471085A (en) * | 1993-10-04 | 1995-11-28 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with polycrystalline silicon emitter conductive layer |
US5940699A (en) * | 1996-02-26 | 1999-08-17 | Sony Corporation | Process of fabricating semiconductor device |
US6258708B1 (en) * | 1997-03-14 | 2001-07-10 | Nec Corporation | Method of fabricating gate contact pods, load lines and wiring structures using a minimum number of etching steps |
US6436747B1 (en) * | 1999-04-21 | 2002-08-20 | Matsushita Electtric Industrial Co., Ltd. | Method of fabricating semiconductor device |
US6469339B1 (en) * | 2000-08-23 | 2002-10-22 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory with voids for suppressing crystal defects |
US6724085B2 (en) * | 2001-12-10 | 2004-04-20 | Renesas Technology Corp. | Semiconductor device with reduced resistance plug wire for interconnection |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0669078B2 (en) * | 1983-03-30 | 1994-08-31 | 株式会社東芝 | Method for manufacturing semiconductor device |
JPH0263154A (en) * | 1988-08-29 | 1990-03-02 | Seiko Epson Corp | Manufacture of semiconductor device |
JPH0821629B2 (en) | 1988-11-08 | 1996-03-04 | ヤマハ株式会社 | Manufacturing method of integrated circuit device |
JPH02228065A (en) | 1989-02-28 | 1990-09-11 | Toshiba Corp | Manufacture of semiconductor device |
JP3820383B2 (en) * | 1993-11-29 | 2006-09-13 | 松下電器産業株式会社 | Manufacturing method of semiconductor device |
US5585302A (en) * | 1995-08-10 | 1996-12-17 | Sony Corporation | Formation of polysilicon resistors in the tungsten strapped source/drain/gate process |
JP3550294B2 (en) * | 1998-01-23 | 2004-08-04 | 株式会社東芝 | Semiconductor capacitor, semiconductor device having the same, and method of manufacturing the same |
JP2000216254A (en) | 1999-01-25 | 2000-08-04 | Sanyo Electric Co Ltd | Manufacture of semiconductor device |
JP4547753B2 (en) * | 2000-01-14 | 2010-09-22 | 富士電機システムズ株式会社 | Manufacturing method of semiconductor device |
JP3794915B2 (en) * | 2000-12-08 | 2006-07-12 | 株式会社リコー | Manufacturing method of semiconductor device |
JP2002198437A (en) * | 2000-12-25 | 2002-07-12 | Toshiba Corp | Semiconductor device and its fabricating method |
JP2002280459A (en) * | 2001-03-21 | 2002-09-27 | Kawasaki Microelectronics Kk | Method for fabricating integrated circuit |
JP2003158196A (en) * | 2001-11-21 | 2003-05-30 | Mitsubishi Electric Corp | Semiconductor device and its manufacturing method |
-
2003
- 2003-06-04 JP JP2003159184A patent/JP4786126B2/en not_active Expired - Fee Related
-
2004
- 2004-05-17 KR KR1020040034846A patent/KR100613786B1/en not_active IP Right Cessation
- 2004-05-27 US US10/854,162 patent/US7166504B2/en not_active Expired - Fee Related
-
2006
- 2006-12-15 US US11/639,296 patent/US20070087559A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5471085A (en) * | 1993-10-04 | 1995-11-28 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with polycrystalline silicon emitter conductive layer |
US5940699A (en) * | 1996-02-26 | 1999-08-17 | Sony Corporation | Process of fabricating semiconductor device |
US6258708B1 (en) * | 1997-03-14 | 2001-07-10 | Nec Corporation | Method of fabricating gate contact pods, load lines and wiring structures using a minimum number of etching steps |
US6436747B1 (en) * | 1999-04-21 | 2002-08-20 | Matsushita Electtric Industrial Co., Ltd. | Method of fabricating semiconductor device |
US6469339B1 (en) * | 2000-08-23 | 2002-10-22 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory with voids for suppressing crystal defects |
US6724085B2 (en) * | 2001-12-10 | 2004-04-20 | Renesas Technology Corp. | Semiconductor device with reduced resistance plug wire for interconnection |
Also Published As
Publication number | Publication date |
---|---|
KR20040104900A (en) | 2004-12-13 |
JP2004363284A (en) | 2004-12-24 |
US20040259304A1 (en) | 2004-12-23 |
US7166504B2 (en) | 2007-01-23 |
JP4786126B2 (en) | 2011-10-05 |
KR100613786B1 (en) | 2006-08-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6406956B1 (en) | Poly resistor structure for damascene metal gate | |
US7226827B2 (en) | Method for fabricating semiconductor devices having silicided electrodes | |
US6391750B1 (en) | Method of selectively controlling contact resistance by controlling impurity concentration and silicide thickness | |
US20110095380A1 (en) | Semiconductor device | |
US8044470B2 (en) | Semiconductor device and method of fabricating the same | |
US20070087559A1 (en) | Semiconductor device manufacturing method | |
US5763303A (en) | Rapid thermal chemical vapor deposition procedure for a self aligned, polycide contact structure | |
US5926728A (en) | Method for fabricating tungsten polycide contacts | |
US7172936B2 (en) | Method to selectively strain NMOS devices using a cap poly layer | |
JP2004260003A (en) | Semiconductor device and its manufacturing method | |
US20020175385A1 (en) | Semiconductor device having transistor | |
US6479336B2 (en) | Method for fabricating semiconductor device | |
US7416968B2 (en) | Methods of forming field effect transistors having metal silicide gate electrodes | |
JP3794915B2 (en) | Manufacturing method of semiconductor device | |
JP2002543609A (en) | Method of manufacturing shallow junction semiconductor device | |
US6537884B1 (en) | Semiconductor device and method of manufacturing the same including an offset-gate structure | |
US20100173465A1 (en) | Semiconductor device having silicide transistors and non-silicide transistors formed on the same substrate and method for fabricating the same | |
US6306763B1 (en) | Enhanced salicidation technique | |
EP0975021B1 (en) | Process for manufacturing an electronic device including MOS transistors with salicided junctions and non-salicided resistors | |
JP2002231908A (en) | Manufacturing method of semiconductor device | |
US6221725B1 (en) | Method of fabricating silicide layer on gate electrode | |
US20060043496A1 (en) | Semiconductor device and method for fabricating the same | |
JP3588566B2 (en) | Method for manufacturing semiconductor device | |
KR100713927B1 (en) | Method of manufacturing semiconductor device | |
US10714330B2 (en) | Method for manufacturing a semiconductor device having a step of performing ion implantation using a resist pattern as a mask |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |