US20060263974A1 - Methods of electrically interconnecting different elevation conductive structures, methods of forming capacitors, methods of forming an interconnect between a substrate bit line contact and a bit line in DRAM, and methods of forming DRAM memory cell - Google Patents
Methods of electrically interconnecting different elevation conductive structures, methods of forming capacitors, methods of forming an interconnect between a substrate bit line contact and a bit line in DRAM, and methods of forming DRAM memory cell Download PDFInfo
- Publication number
- US20060263974A1 US20060263974A1 US11/131,555 US13155505A US2006263974A1 US 20060263974 A1 US20060263974 A1 US 20060263974A1 US 13155505 A US13155505 A US 13155505A US 2006263974 A1 US2006263974 A1 US 2006263974A1
- Authority
- US
- United States
- Prior art keywords
- nanowhisker
- forming
- electrically conductive
- electrically
- bit line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76879—Filling of holes, grooves or trenches, e.g. vias, with conductive material by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28525—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System the conductive layers comprising semiconducting material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
- H10B12/0335—Making a connection between the transistor and the capacitor, e.g. plug
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/485—Bit line contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/10—Applying interconnections to be used for carrying current between separate components within a device
- H01L2221/1068—Formation and after-treatment of conductors
- H01L2221/1094—Conducting structures comprising nanotubes or nanowires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
- H01L28/91—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/312—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with a bit line higher than the capacitor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/315—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with the capacitor higher than a bit line
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/70—Nanostructure
- Y10S977/773—Nanoparticle, i.e. structure having three dimensions of 100 nm or less
Definitions
- This invention relates to methods of electrically interconnecting different elevation conductive structures, to methods of forming capacitors, to methods of forming an interconnect between a substrate bit line contact and a bit line in DRAM, and to methods of forming DRAM memory cells.
- a continuing goal in integrated circuitry fabrication is to form the circuitry components to be smaller and denser over a given area of a semiconductor substrate.
- One common circuit device is a capacitor, which has a capacitor dielectric region received between a pair of conductive electrodes. In such devices, there is a continuing challenge to maintain sufficiently high storage capacitance despite decreasing area in the denser circuits. Additionally, there is a continuing goal to further decrease cell area.
- One common place where capacitors are utilized in dense arrays is in dynamic random access memory (DRAM) circuitry. Challenges in the fabrication of DRAM and other circuitry also exist, for example in electrically connecting different elevation conductive structures.
- DRAM dynamic random access memory
- a method of electrically interconnecting different elevation conductive structures includes forming a first conductive structure comprising a first electrically conductive surface at a first elevation of a substrate.
- a nanowhisker is grown from the first electrically conductive surface, and is provided to be electrically conductive.
- Electrically insulative material is provided about the nanowhisker.
- An electrically conductive material is deposited over the electrically insulative material in electrical contact with the nanowhisker at a second elevation which is elevationally outward of the first elevation, and the electrically conductive material is provided into a second conductive structure.
- a method of forming a capacitor includes growing a nanowhisker from a surface of a substrate, and providing the nanowhisker to be electrically conductive.
- the nanowhisker comprises sidewalls and comprises a first capacitor electrode.
- a capacitor dielectric layer is formed over the nanowhisker sidewalls.
- a second capacitor electrode is formed over the capacitor dielectric layer.
- a method of forming a capacitor includes growing a nanowhisker from a surface of a substrate, and providing the nanowhisker to be electrically conductive.
- a container-shaped first capacitor electrode is formed in electrical contact with the nanowhisker.
- a capacitor dielectric layer is formed over the container-shaped first capacitor electrode.
- a second capacitor electrode is formed over the capacitor dielectric layer.
- a method of forming an interconnect between a substrate bit line contact and a bit line in DRAM includes forming a bit line contact intermediate a pair of wordlines over a semiconductor substrate.
- a nanowhisker is grown from the bit line contact, and the nanowhisker is provided to be electrically conductive.
- a bit line is formed in electrical contact with the nanowhisker.
- a method of forming a DRAM memory cell includes forming a wordline over a semiconductor substrate, and forming a capacitor storage node contact proximate the wordline.
- a nanowhisker is grown from the capacitor storage node contact, and the nanowhisker is provided to be electrically conductive.
- a capacitor dielectric layer and an outer capacitor electrode layer are formed over the nanowhisker.
- FIG. 1 is a diagrammatic sectional view of a semiconductor substrate fragment in process in accordance with an aspect of the invention.
- FIG. 2 is a view of the FIG. 1 substrate at a processing-step subsequent to that depicted by FIG. 1 .
- FIG. 3 is a view of the FIG. 2 substrate at a processing step subsequent to that depicted by FIG. 2 .
- FIG. 4 is a view of the FIG. 3 substrate at a processing step subsequent to that depicted by FIG. 3 .
- FIG. 5 is a view of the FIG. 4 substrate at a processing step subsequent to that depicted by FIG. 4 .
- FIG. 6 is a view of an alternate embodiment substrate fragment.
- FIG. 7 is a view of another alternate embodiment substrate fragment.
- FIG. 8 is a view of the FIG. 7 substrate at a processing step subsequent to that depicted by FIG. 7 .
- FIG. 9 is a view of another alternate embodiment substrate fragment.
- FIG. 10 is a view of another alternate embodiment substrate fragment.
- FIG. 11 is a view of the FIG. 10 substrate at a processing step subsequent to that depicted by FIG. 10 .
- FIG. 12 is a view of another alternate embodiment substrate fragment.
- FIG. 13 is a view of the FIG. 12 substrate at a processing step subsequent to that depicted by FIG. 12 .
- FIG. 14 is a view of the FIG. 13 substrate at a processing step subsequent to that depicted by FIG. 13 .
- FIG. 15 is a view of the FIG. 14 substrate at a processing step subsequent to that depicted by FIG. 14 .
- FIG. 16 is a view of another alternate embodiment substrate fragment.
- FIG. 17 is a view of the FIG. 16 substrate at a processing step subsequent to that depicted by FIG. 16 .
- FIG. 18 is a view of the FIG. 17 substrate at a processing step subsequent to that depicted by FIG. 17 .
- FIG. 19 is a view of the FIG. 18 substrate at a processing step subsequent to that depicted by FIG. 18 .
- FIG. 20 is a view of another alternate embodiment substrate fragment.
- FIG. 1 depicts a substrate fragment 10 , preferably comprising a semiconductor substrate.
- semiconductor substrate or “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials).
- substrate refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
- Substrate fragment 10 is depicted as comprising substrate material 12 which, in one example, comprises crystalline silicon, for example bulk monocrystalline silicon and having a suitable background dopant type and concentration.
- substrate material 12 which, in one example, comprises crystalline silicon, for example bulk monocrystalline silicon and having a suitable background dopant type and concentration.
- substrate material 12 comprises crystalline silicon, for example bulk monocrystalline silicon and having a suitable background dopant type and concentration.
- any alternate substrate is also contemplated, and whether existing or yet-to-be developed.
- a first conductive structure 14 has been formed at a first elevation 16 of substrate 12 .
- first conductive structure 14 is in the form of a conductively doped diffusion region formed in bulk monocrystalline silicon material 12 .
- First conductive structure 14 can be considered as comprising a first electrically conductive surface 18 . Any alternate or additional structures are of course contemplated.
- a nanowhisker 20 has been grown from first electronically conductive surface 18 .
- a nanowhisker encompasses a structure having at least two dimensions of about 100 nanometers or less, and which is fabricated by a so-called vapor-liquid-solid (VLS) mechanism, as is well known in the art and as may be modified in future developments.
- a particle of a catalytic material 21 usually gold, for example is provided on a substrate and is heated in the presence of certain gases to form a melt.
- a pillar 19 forms under the melt, and the melt rises up on top of the pillar. The result is a whisker of a desired material with the solidified particle melt positioned on top.
- the growth material e.g., atoms that are added to the tip of the whisker as it grows, may be able to diffuse through the body of a solid catalytic particle/material, or may even diffuse along the surface of the solid catalytic particle/material to the growing tip of the whisker at the growing temperature.
- the overall effect is the same, i.e., elongation of the whisker catalyzed by the catalytic particle, whatever the exact mechanism may be under particular circumstances of temperature, catalytic particle composition, intended composition of the whisker, or other conditions relevant to whisker growth.
- VLS process or VLS mechanism or equivalent terminology is intended to include all such catalyzed procedures wherein nanowhisker growth is catalyzed by a particle/material, liquid or solid, in contact with the growing tip of the nanowhisker.
- Exemplary such processes are described in U.S. Patent Application Publication No. 2005/0011431 to Samuelson et al.; S. Bhunia et al., Metalorganic vapor - phase epitaxial growth and characterization of vertical InP nanowires, 83 A PPLIED P HYSICS L ETTERS , No. 16, pp. 3371-3373 (Oct. 20, 2003); M. T.
- FIG. 2 depicts a catalytic particle/material 21 , for example gold, atop underlying pillar material 19 in grown nanowhisker 20 .
- Material 21 may or may not remain in the finished circuitry construction.
- nanowhisker 20 might be grown from only a portion of first electrically conductive surface 18 (as shown) or from an entirety thereof (not shown).
- an exemplary preferred diameter range for nanowhisker 20 is from 100 Angstroms to 1,000 Angstroms, and an exemplary preferred height/elevation for nanowhisker 20 is from 300 Angstroms to 30,000 Angstroms.
- Nanowhisker 20 is provided to be electrically conductive. Such might inherently occur upon the growth/formation of nanowhisker 20 .
- such material might be inherently conductive upon its growth, and further might be provided to be electrically conductive, at least in part, by doping with a conductivity-enhancing dopant during the growth process.
- a conductivity-enhancing dopant For example and by way of example only, any one of phosphorus, boron and/or arsenic components might be used in a doping gas for conductively doping a nanowhisker 20 where pillar material 19 comprises gallium arsenide or silicon.
- the nanowhisker might be provided to be electrically conductive only after its growth, and also by way of example only, by doping, at least in part, with a conductivity-enhancing dopant after the growth of nanowhisker 20 .
- an electrically insulative material 22 has been deposited over substrate 12 and nanowhisker 20 .
- exemplary preferred materials include doped and undoped silicon dioxides, for example borophosphosilicate glass (BPSG) and silicon dioxide deposited by decomposition of tetraethylorthosilicate (TEOS).
- BPSG borophosphosilicate glass
- TEOS tetraethylorthosilicate
- electrically insulative material 22 has been removed, preferably by polishing (i.e., chemical mechanical polishing), effective to expose nanowhisker 20 .
- polishing i.e., chemical mechanical polishing
- removal of electrically insulative material 22 has been to proximate catalytic particle/material 21 effective to at least expose the same, but not remove all of it. Alternately by way of example only, all of material 21 might be removed and perhaps some of material 19 also removed.
- an electrically conductive material 24 has been deposited over electrically insulative material 22 in electrical contact with nanowhisker 20 at some second elevation 26 which is elevationally outward of first elevation 16 .
- FIG. 5 depicts electrically conductive material 24 having been provided into a second conductive structure 28 , for example in the depicted form of a conductive line.
- electrically insulative material 22 physically contacts nanowhisker 20
- electrically conductive material 24 is deposited on (with “on” in the context of this document also meaning in at least some direct physical, touching, contact therewith) electrically insulative material 22 .
- FIG. 6 depicts the greater removal of material 22 a including the removal of at least some of material 19 of nanowhisker 20 a such that it is of a lesser elevation/thickness than initially grown.
- FIGS. 1-6 also depict exemplary embodiments whereby electrically insulative material 22 / 22 a is provided about a nanowhisker 20 / 20 a after growth of the nanowhisker.
- the invention also contemplates the provision of electrically insulative material about the nanowhisker in a manner whereby such material is provided prior to formation of the nanowhisker.
- a first exemplary embodiment of the same is described in connection with FIGS. 7 and 8 , with respect to a substrate fragment 10 b .
- Like numerals from the first-described embodiment have been utilized where appropriate, with differences being indicated with the suffix “b” or with different numerals.
- electrically insulative material 22 b has been deposited over substrate 12 , and an opening 29 has been formed therewithin to first electrically conductive surface 18 prior to growth of any nanowhisker therefrom.
- FIG. 8 depicts growth of a nanowhisker 20 utilizing a catalytic particle/material 21 which is received within opening 29 intermediate and spaced from the sidewalls of such opening.
- FIG. 9 depicts yet another alternate exemplary embodiment substrate fragment 10 c .
- Like numerals from the first-described embodiment have been utilized where appropriate, with differences being indicated with the suffix “c”.
- catalytic particle/material 21 c has been provided to essentially span all of opening 29 such that the resultant nanowhisker 20 c spans the entirety of the depicted opening 29 .
- the FIGS. 7-9 embodiments depict implementations wherein a nanowhisker is grown to an elevation outwardly of the previously-deposited insulative layer.
- alternative embodiments are contemplated, for example wherein the nanowhisker is grown to a lesser thickness to that of the electrically insulative material, or to the same thickness as that of the electrically insulative material.
- FIGS. 10 and 11 depict a substrate similar to that of FIG. 1 , and with a nanowhisker 20 grown from a surface 18 of a substrate 12 in a like manner to that of FIG. 2 .
- any substrate and substrate surface is contemplated, as well as any method of growing a nanowhisker, with the above-described first embodiment being but one exemplary preferred technique.
- nanowhisker 20 is at some point provided to be electrically conductive, and can be considered as comprising sidewalls 30 and a top 32 .
- top 32 comprises catalytic particle/material 21 which is typically electrically conductive.
- top 32 might be formed of nanowhisker material 19 in the absence of catalytic particle/material 21 (i.e., after such has been removed.)
- a conductive layer (not shown), for example an elemental metal or a conductive metal compound such as TiN, might be deposited over nanowhisker 20 after its growth.
- Nanowhisker 20 can be considered as comprising or encompassing a first capacitor electrode 35 .
- a capacitor dielectric layer 36 has been formed over at least nanowhisker sidewalls 30 , and in the depicted preferred embodiment also over nanowhisker top 32 .
- Exemplary preferred materials include silicon nitride and high k capacitor dielectrics such as barium strontium titanate, and others, and whether existing or yet-to-be developed.
- An exemplary second capacitor electrode 37 has been formed over capacitor dielectric layer 36 . Such has been patterned, by way of example only, such that an exemplary embodiment capacitor 38 results. Alternate constructions are contemplated, of course, whether existing or yet-to-be developed, which comprise a first capacitor electrode comprising a grown nanowhisker.
- FIG. 12 is analogous to the embodiment of FIG. 10 wherein a nanowhisker 20 has been grown from a surface 18 of a substrate 12 , and ultimately provided to be electrically conductive. Any alternate surface and substrate is contemplated whereby a nanowhisker is grown therefrom, and whether existing or yet-to-be developed.
- electrically insulative material 22 e has been deposited and a portion thereof subsequently removed (i.e., by polishing, for example by chemical mechanical polishing) effective to outwardly expose nanowhisker 20 e , such being in this exemplary embodiment somewhat analogous to the embodiment depicted in FIG. 6 with respect to electrically insulative material 22 a and grown nanowhisker 20 a . Accordingly in this depicted exemplary embodiment, the removal of insulative material 22 e is effective to remove catalyst particle/material 21 (not shown in FIG. 13 ) in the depicted grown nanowhisker 20 e .
- FIG. 13 by way of example only depicts an embodiment whereby some of the grown nanowhisker 20 e has been removed prior to subsequent processing.
- FIG. 14 another electrically insulative layer 40 has been deposited, and an opening 42 formed therein to nanowhisker 20 e .
- Material 40 might be the same as or different from that of material 22 / 22 e , and of course etch stop and/or other additional layers might be utilized.
- a conductive layer 44 has been deposited within opening 42 to less than fill such opening, and in the exemplary embodiment has been polished back to be isolated therewithin thereby, in but one exemplary embodiment, forming a container-shaped first capacitor electrode 45 which is in electrical contact with nanowhisker 20 e .
- container-shaped first electrode 45 comprises any suitable electrically conductive material, whether existing or yet-to-be developed, and which is formed on nanowhisker 20 e .
- container-shaped first capacitor electrode 45 might comprise one or more electrically conductive materials, with titanium nitride being but one specific example.
- a capacitor dielectric layer 47 has been formed over container-shaped first capacitor electrode 45 , and a second capacitor electrode 48 has been formed over capacitor dielectric layer 47 , thus in the depicted example forming a capacitor 49 .
- FIGS. 12-15 embodiment provides but one exemplary implementation whereby an electrically insulative material is formed about a nanowhisker 20 e after such has been formed.
- an electrically insulative layer is utilized in fabricating a capacitor involving growing a nanowhisker and forming a container-shaped first capacitor electrode in electrical connection therewith wherein the nanowhisker is grown within an opening of a previously formed electrically insulative material, for example and by way of example only, as described above in connection with the embodiments of FIGS. 8 and 9 .
- a semiconductor wafer fragment 50 is depicted.
- a semiconductor wafer fragment 50 comprises a bulk semiconductive material substrate 52 , for example background-doped monocrystalline silicon.
- Shallow trench isolation regions 54 i.e., comprising a composite of silicon dioxide and silicon nitride
- Substrate fragment 50 is depicted as comprising a series of four wordlines 56 a , 56 b , 56 c and 56 d .
- wordline constructions are shown as comprising a suitable gate dielectric layer 57 , an overlying semiconductive material layer 58 (i.e., conductively doped polysilicon), an overlying higher conductive material 59 (i.e., tungsten or tungsten silicide), and an overlying electrically insulative cap 60 .
- Wordline constructions 56 a - d are also depicted as comprising electrically insulative anisotropically etched sidewall spacers 61 .
- Source/drain diffusion regions 62 , 63 and 64 are formed within substrate material 52 , with diffusion region 63 being formed between wordline pairs 56 b and 56 d ; diffusion region 62 being formed between wordline pairs 56 a and 56 b ; and diffusion region 64 being formed between wordline pairs 56 c and 56 d .
- diffusion region 63 exemplifies or comprises an exemplary bit line contact or bit line node, whereas diffusion regions 62 and 64 individually comprise separate capacitor storage node contacts formed operatively proximate wordlines 56 b and 56 c , respectively.
- FIG. 17 depicts an exemplary embodiment whereby some suitable masking layer 65 (which may or may not be sacrificial) has been formed over the substrate whereby capacitor storage node contacts 62 and 64 , and bit node contact 63 , are outwardly exposed.
- exemplary suitable materials include photoresist or doped or undoped silicon dioxide.
- a first nanowhisker 64 has been grown from bit line contact 63
- second nanowhiskers 66 and 68 have been grown from capacitor storage node contacts 62 and 64 , respectively, and such are ultimately provided to be electrically conductive, for example in manners of formation as described in the above first-described embodiments, and employing a suitable catalytic particle/material, as depicted.
- nanowhiskers 64 , 66 and 68 have been grown to respective elevations outwardly of those of electrically insulative caps 60 and elevationally outwardly of the uppermost surfaces of anisotropically etched electrically insulative spacers 61 .
- first nanowhisker 64 and second nanowhiskers 66 and 68 have been grown at the same time. Alternately by way of example only, first nanowhisker 64 and second nanowhiskers 66 and 68 might be grown at different times. For example and by way of example only, one or the other of bit line contact 63 or capacitor storage node contacts 62 , 64 might be masked while nanowhiskers are grown from the unmasked diffusion regions of the other.
- FIG. 19 depicts subsequent processing in the fabrication of DRAM memory cells of DRAM integrated circuitry, whereby a bit line is formed in electrical contact with the first nanowhisker, and a capacitor dielectric layer and an outer capacitor electrode layer are formed over the second nanowhiskers.
- material 65 has been removed and an electrically insulative layer 70 has been formed about nanowhiskers 64 , 66 and 68 , and has been planarized relative thereto, which may or may not remove the catalytic particles/materials of grown nanowhiskers 64 , 66 and 68 .
- An exemplary preferred material 70 includes doped and undoped silicon dioxides, for example BPSG and/or undoped silicon dioxide deposited be decomposition of TEOS.
- An exemplary bit line 72 is depicted as being formed in electrical contact with first nanowhisker 64 .
- another electrically insulative layer 74 has been formed over the substrate.
- Material 74 might be of the same or different composition(s) as that of material 70 . Openings have been formed within insulative material 74 to nanowhiskers 66 and 68 .
- a capacitor dielectric layer 76 and an outer capacitor electrode layer 78 have been formed over respective second nanowhiskers 66 and 68 .
- intervening container-shaped inner capacitor electrodes 75 have been formed in electrical contact with second nanowhiskers 66 and 68 , with capacitor dielectric layer 76 and outer capacitor electrode 78 being formed over such container-shaped inner capacitor electrodes.
- capacitor dielectric layer 76 is not formed on either of second nanowhiskers 66 , 68 .
- a bit line is formed prior to forming the capacitor dielectric layer, and further by way of example only, comprises buried bit line architecture.
- FIG. 20 depicts a capacitor dielectric layer 76 a which is formed on second nanowhiskers 66 a and 68 a , and also being formed on the sidewalls and tops of second nanowhiskers 66 a , 68 a , and with an outer capacitor electrode 78 a being formed laterally over the depicted second nanowhisker sidewalls.
- An insulative layer 70 a has been formed over the depicted outer capacitor electrode(s) 78 a , and an opening patterned therethrough and from within which a first nanowhisker 64 a has been grown from bit node contact 63 .
- a bit line 72 a has been formed in electrical contact therewith. Accordingly in such embodiment, and by way of example only, a bit line 72 a is formed after forming the capacitor dielectric layer, and also the outer sidewalls of grown nanowhiskers are utilized as capacitive surfaces.
- an aspect of the invention contemplates a method of forming an interconnect between a substrate bit line contact and a bit line in DRAM. Such a method comprises forming a bit line contact intermediate a pair of wordlines over a semiconductor substrate. A nanowhisker is grown from the bit line contact, and provided to be electrically conductive. A bit line is formed in electrical contact with the nanowhisker. Preferred implementations are otherwise as described above.
- aspects of the invention encompass a method of forming a DRAM memory cell.
- Such a method comprises forming a wordline over a semiconductor substrate, and forming a capacitor storage node contact proximate the wordline.
- a nanowhisker is grown from the capacitor storage node contact, and provided to be electrically conductive.
- a capacitor dielectric layer and an outer capacitor electrode layer are formed over the nanowhisker. Preferred processing is otherwise as described above.
Abstract
The invention includes methods of electrically interconnecting different elevation conductive structures, methods of forming capacitors, methods of forming an interconnect between a substrate bit line contact and a bit line in DRAM, and methods of forming DRAM memory cells. In one implementation, a method of electrically interconnecting different elevation conductive structures includes forming a first conductive structure comprising a first electrically conductive surface at a first elevation of a substrate. A nanowhisker is grown from the first electrically conductive surface, and is provided to be electrically conductive. Electrically insulative material is provided about the nanowhisker. An electrically conductive material is deposited over the electrically insulative material in electrical contact with the nanowhisker at a second elevation which is elevationally outward of the first elevation, and the electrically conductive material is provided into a second conductive structure. Other aspects and implementations are contemplated.
Description
- This invention relates to methods of electrically interconnecting different elevation conductive structures, to methods of forming capacitors, to methods of forming an interconnect between a substrate bit line contact and a bit line in DRAM, and to methods of forming DRAM memory cells.
- A continuing goal in integrated circuitry fabrication is to form the circuitry components to be smaller and denser over a given area of a semiconductor substrate. One common circuit device is a capacitor, which has a capacitor dielectric region received between a pair of conductive electrodes. In such devices, there is a continuing challenge to maintain sufficiently high storage capacitance despite decreasing area in the denser circuits. Additionally, there is a continuing goal to further decrease cell area. One common place where capacitors are utilized in dense arrays is in dynamic random access memory (DRAM) circuitry. Challenges in the fabrication of DRAM and other circuitry also exist, for example in electrically connecting different elevation conductive structures.
- While the invention was motivated in addressing the above identified issues, it is in no way so limited. The invention is only limited by the accompanying claims as literally worded, without interpretative or other limiting reference to the specification, and in accordance with the doctrine of equivalents.
- The invention includes methods of electrically interconnecting different elevation conductive structures, methods of forming capacitors, methods of forming an interconnect between a substrate bit line contact and a bit line in DRAM, and methods of forming DRAM memory cells. In one implementation, a method of electrically interconnecting different elevation conductive structures includes forming a first conductive structure comprising a first electrically conductive surface at a first elevation of a substrate. A nanowhisker is grown from the first electrically conductive surface, and is provided to be electrically conductive. Electrically insulative material is provided about the nanowhisker. An electrically conductive material is deposited over the electrically insulative material in electrical contact with the nanowhisker at a second elevation which is elevationally outward of the first elevation, and the electrically conductive material is provided into a second conductive structure.
- In one implementation, a method of forming a capacitor includes growing a nanowhisker from a surface of a substrate, and providing the nanowhisker to be electrically conductive. The nanowhisker comprises sidewalls and comprises a first capacitor electrode. A capacitor dielectric layer is formed over the nanowhisker sidewalls. A second capacitor electrode is formed over the capacitor dielectric layer.
- In one implementation, a method of forming a capacitor includes growing a nanowhisker from a surface of a substrate, and providing the nanowhisker to be electrically conductive. A container-shaped first capacitor electrode is formed in electrical contact with the nanowhisker. A capacitor dielectric layer is formed over the container-shaped first capacitor electrode. A second capacitor electrode is formed over the capacitor dielectric layer.
- In one implementation, a method of forming an interconnect between a substrate bit line contact and a bit line in DRAM includes forming a bit line contact intermediate a pair of wordlines over a semiconductor substrate. A nanowhisker is grown from the bit line contact, and the nanowhisker is provided to be electrically conductive. A bit line is formed in electrical contact with the nanowhisker.
- In one implementation, a method of forming a DRAM memory cell includes forming a wordline over a semiconductor substrate, and forming a capacitor storage node contact proximate the wordline. A nanowhisker is grown from the capacitor storage node contact, and the nanowhisker is provided to be electrically conductive. A capacitor dielectric layer and an outer capacitor electrode layer are formed over the nanowhisker.
- Other aspects and implementations are contemplated.
- Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
-
FIG. 1 is a diagrammatic sectional view of a semiconductor substrate fragment in process in accordance with an aspect of the invention. -
FIG. 2 is a view of theFIG. 1 substrate at a processing-step subsequent to that depicted byFIG. 1 . -
FIG. 3 is a view of theFIG. 2 substrate at a processing step subsequent to that depicted byFIG. 2 . -
FIG. 4 is a view of theFIG. 3 substrate at a processing step subsequent to that depicted byFIG. 3 . -
FIG. 5 is a view of theFIG. 4 substrate at a processing step subsequent to that depicted byFIG. 4 . -
FIG. 6 is a view of an alternate embodiment substrate fragment. -
FIG. 7 is a view of another alternate embodiment substrate fragment. -
FIG. 8 is a view of theFIG. 7 substrate at a processing step subsequent to that depicted byFIG. 7 . -
FIG. 9 is a view of another alternate embodiment substrate fragment. -
FIG. 10 is a view of another alternate embodiment substrate fragment. -
FIG. 11 is a view of theFIG. 10 substrate at a processing step subsequent to that depicted byFIG. 10 . -
FIG. 12 is a view of another alternate embodiment substrate fragment. -
FIG. 13 is a view of theFIG. 12 substrate at a processing step subsequent to that depicted byFIG. 12 . -
FIG. 14 is a view of theFIG. 13 substrate at a processing step subsequent to that depicted byFIG. 13 . -
FIG. 15 is a view of theFIG. 14 substrate at a processing step subsequent to that depicted byFIG. 14 . -
FIG. 16 is a view of another alternate embodiment substrate fragment. -
FIG. 17 is a view of theFIG. 16 substrate at a processing step subsequent to that depicted byFIG. 16 . -
FIG. 18 is a view of theFIG. 17 substrate at a processing step subsequent to that depicted byFIG. 17 . -
FIG. 19 is a view of theFIG. 18 substrate at a processing step subsequent to that depicted byFIG. 18 . -
FIG. 20 is a view of another alternate embodiment substrate fragment. - This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (
Article 1, Section 8). - An aspect of the invention is initially described in the context of a method of electrically interconnecting different elevation conductive structures.
FIG. 1 depicts asubstrate fragment 10, preferably comprising a semiconductor substrate. In the context of this document, the term “semiconductor substrate” or “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.Substrate fragment 10 is depicted as comprisingsubstrate material 12 which, in one example, comprises crystalline silicon, for example bulk monocrystalline silicon and having a suitable background dopant type and concentration. Of course alternately, any alternate substrate is also contemplated, and whether existing or yet-to-be developed. - A first
conductive structure 14 has been formed at afirst elevation 16 ofsubstrate 12. In the depicted exemplary embodiment, firstconductive structure 14 is in the form of a conductively doped diffusion region formed in bulkmonocrystalline silicon material 12. Firstconductive structure 14 can be considered as comprising a first electricallyconductive surface 18. Any alternate or additional structures are of course contemplated. - Referring to
FIG. 2 , ananowhisker 20 has been grown from first electronicallyconductive surface 18. In the context of this document, a nanowhisker encompasses a structure having at least two dimensions of about 100 nanometers or less, and which is fabricated by a so-called vapor-liquid-solid (VLS) mechanism, as is well known in the art and as may be modified in future developments. A particle of acatalytic material 21, usually gold, for example is provided on a substrate and is heated in the presence of certain gases to form a melt. Apillar 19 forms under the melt, and the melt rises up on top of the pillar. The result is a whisker of a desired material with the solidified particle melt positioned on top. Although the growth of nanowhiskers catalyzed by the presence of a catalytic particle/material at the tip of the growing whisker has conventionally been referred to as the VLS process, it has come to be recognized that the catalytic particle/material may not have to be in the liquid state to function as an effective catalyst for whisker growth. Evidence suggests that material for forming the whisker can reach the particle-whisker interface and contribute to the growing whisker even if the catalytic particle is at a temperature below its melting point, and presumably in the solid state. Under such conditions, the growth material, e.g., atoms that are added to the tip of the whisker as it grows, may be able to diffuse through the body of a solid catalytic particle/material, or may even diffuse along the surface of the solid catalytic particle/material to the growing tip of the whisker at the growing temperature. Evidently, the overall effect is the same, i.e., elongation of the whisker catalyzed by the catalytic particle, whatever the exact mechanism may be under particular circumstances of temperature, catalytic particle composition, intended composition of the whisker, or other conditions relevant to whisker growth. For the purposes of this application, a VLS process or VLS mechanism or equivalent terminology, is intended to include all such catalyzed procedures wherein nanowhisker growth is catalyzed by a particle/material, liquid or solid, in contact with the growing tip of the nanowhisker. Exemplary such processes are described in U.S. Patent Application Publication No. 2005/0011431 to Samuelson et al.; S. Bhunia et al., Metalorganic vapor-phase epitaxial growth and characterization of vertical InP nanowires, 83 APPLIED PHYSICS LETTERS , No. 16, pp. 3371-3373 (Oct. 20, 2003); M. T. Björk et al., One-dimensional heterostructures in semiconductor nanowhiskers, 80 APPLIED PHYSICS LETTERS , No. 6, pp. 1058-1060 (Feb. 11, 2002); B. J. Ohlsson et al., Size-, shape-, and position-controlled GaAs nanowhiskers, 79 Applied Physics Letters, No. 20, pp. 3335-3337 (Nov. 12, 2001); N. Ozaki et al., Silicon nanowhiskers grown on a hydrogen-terminated silicon {111} surface, 73 APPLIED PHYSICS LETTERS , No. 25, pp. 3700-3702 (Dec. 21, 1998); L. Schubert et al., Silicon nanowhiskers grown on {111} Si substrates by molecular-beam epitaxy, 84 APPLIED PHYSICS LETTERS , No. 24, pp. 4968-4970 (Jun. 14, 2004); and L. W. Tu et al., Self-assembled vertical GaN nanorods grown by molecular-beam epitaxy, 82 APPLIED PHYSICS LETTERS , No. 10, pp. 1601-1603 (Mar. 10, 2003), the disclosures of which are hereby incorporated by reference for their background description as to the general state of the art and exemplary preferred methods of growing a nanowhisker as described herein. - By way of example only,
FIG. 2 depicts a catalytic particle/material 21, for example gold, atopunderlying pillar material 19 ingrown nanowhisker 20.Material 21 may or may not remain in the finished circuitry construction. Further by way of example only with respect to firstconductive structure 14,nanowhisker 20 might be grown from only a portion of first electrically conductive surface 18 (as shown) or from an entirety thereof (not shown). By way of example only, an exemplary preferred diameter range fornanowhisker 20 is from 100 Angstroms to 1,000 Angstroms, and an exemplary preferred height/elevation fornanowhisker 20 is from 300 Angstroms to 30,000 Angstroms. -
Nanowhisker 20 is provided to be electrically conductive. Such might inherently occur upon the growth/formation ofnanowhisker 20. For example, such material might be inherently conductive upon its growth, and further might be provided to be electrically conductive, at least in part, by doping with a conductivity-enhancing dopant during the growth process. For example and by way of example only, any one of phosphorus, boron and/or arsenic components might be used in a doping gas for conductively doping ananowhisker 20 wherepillar material 19 comprises gallium arsenide or silicon. Alternately by way of example only, the nanowhisker might be provided to be electrically conductive only after its growth, and also by way of example only, by doping, at least in part, with a conductivity-enhancing dopant after the growth ofnanowhisker 20. - Referring to
FIG. 3 , an electricallyinsulative material 22 has been deposited oversubstrate 12 andnanowhisker 20. Exemplary preferred materials include doped and undoped silicon dioxides, for example borophosphosilicate glass (BPSG) and silicon dioxide deposited by decomposition of tetraethylorthosilicate (TEOS). - Referring to
FIG. 4 , electricallyinsulative material 22 has been removed, preferably by polishing (i.e., chemical mechanical polishing), effective to exposenanowhisker 20. In the depicted exemplary embodiment, removal of electricallyinsulative material 22 has been to proximate catalytic particle/material 21 effective to at least expose the same, but not remove all of it. Alternately by way of example only, all ofmaterial 21 might be removed and perhaps some ofmaterial 19 also removed. - Referring to
FIG. 5 , an electricallyconductive material 24 has been deposited over electricallyinsulative material 22 in electrical contact withnanowhisker 20 at somesecond elevation 26 which is elevationally outward offirst elevation 16.FIG. 5 depicts electricallyconductive material 24 having been provided into a secondconductive structure 28, for example in the depicted form of a conductive line. In the depicted exemplaryFIGS. 1-5 embodiment, electricallyinsulative material 22 physically contacts nanowhisker 20, and electricallyconductive material 24 is deposited on (with “on” in the context of this document also meaning in at least some direct physical, touching, contact therewith) electricallyinsulative material 22. - The invention of course also contemplates removing some of the grown nanowhisker prior to depositing the electrically conductive material, for example as shown with respect to substrate fragment 10 a in
FIG. 6 . Like numerals from the first-described embodiment have been utilized where appropriate, with differences being indicated with the suffix “a”. By way of example only,FIG. 6 depicts the greater removal ofmaterial 22 a including the removal of at least some ofmaterial 19 of nanowhisker 20 a such that it is of a lesser elevation/thickness than initially grown. The embodiments ofFIGS. 1-6 also depict exemplary embodiments whereby electricallyinsulative material 22/22 a is provided about ananowhisker 20/20 a after growth of the nanowhisker. - Further, the invention also contemplates the provision of electrically insulative material about the nanowhisker in a manner whereby such material is provided prior to formation of the nanowhisker. By way of example only, a first exemplary embodiment of the same is described in connection with
FIGS. 7 and 8 , with respect to asubstrate fragment 10 b. Like numerals from the first-described embodiment have been utilized where appropriate, with differences being indicated with the suffix “b” or with different numerals. InFIG. 7 , electricallyinsulative material 22 b has been deposited oversubstrate 12, and anopening 29 has been formed therewithin to first electricallyconductive surface 18 prior to growth of any nanowhisker therefrom.FIG. 8 depicts growth of ananowhisker 20 utilizing a catalytic particle/material 21 which is received within opening 29 intermediate and spaced from the sidewalls of such opening. -
FIG. 9 depicts yet another alternate exemplaryembodiment substrate fragment 10 c. Like numerals from the first-described embodiment have been utilized where appropriate, with differences being indicated with the suffix “c”. InFIG. 9 , catalytic particle/material 21 c has been provided to essentially span all of opening 29 such that theresultant nanowhisker 20 c spans the entirety of the depictedopening 29. TheFIGS. 7-9 embodiments depict implementations wherein a nanowhisker is grown to an elevation outwardly of the previously-deposited insulative layer. Of course, alternative embodiments are contemplated, for example wherein the nanowhisker is grown to a lesser thickness to that of the electrically insulative material, or to the same thickness as that of the electrically insulative material. - Aspects of the invention also include implementations and methods of forming capacitors. By way of example only, a first such exemplary embodiment is shown and described in
FIGS. 10 and 11 with reference to asubstrate fragment 10 d. Like numerals from the first-described embodiment have been utilized where appropriate, with differences being indicated with the suffix “d”, or with different numerals.FIG. 10 depicts a substrate similar to that ofFIG. 1 , and with ananowhisker 20 grown from asurface 18 of asubstrate 12 in a like manner to that ofFIG. 2 . However, any substrate and substrate surface is contemplated, as well as any method of growing a nanowhisker, with the above-described first embodiment being but one exemplary preferred technique. As in the above-described first embodiment,nanowhisker 20 is at some point provided to be electrically conductive, and can be considered as comprising sidewalls 30 and a top 32. In the depicted exemplary embodiment, top 32 comprises catalytic particle/material 21 which is typically electrically conductive. Alternately, top 32 might be formed ofnanowhisker material 19 in the absence of catalytic particle/material 21 (i.e., after such has been removed.) Further, a conductive layer (not shown), for example an elemental metal or a conductive metal compound such as TiN, might be deposited overnanowhisker 20 after its growth.Nanowhisker 20 can be considered as comprising or encompassing afirst capacitor electrode 35. - Referring to
FIG. 11 , acapacitor dielectric layer 36 has been formed over at least nanowhisker sidewalls 30, and in the depicted preferred embodiment also over nanowhisker top 32. Exemplary preferred materials include silicon nitride and high k capacitor dielectrics such as barium strontium titanate, and others, and whether existing or yet-to-be developed. An exemplarysecond capacitor electrode 37 has been formed overcapacitor dielectric layer 36. Such has been patterned, by way of example only, such that anexemplary embodiment capacitor 38 results. Alternate constructions are contemplated, of course, whether existing or yet-to-be developed, which comprise a first capacitor electrode comprising a grown nanowhisker. - An alternate exemplary embodiment of a method of forming a capacitor is described, by way of example only, with respect to
FIGS. 12-15 , with respect to asubstrate fragment 10 e. Like numerals from the first-described embodiment have been utilized where appropriate, with differences being indicated with the suffix “e”, or with different numerals.FIG. 12 is analogous to the embodiment ofFIG. 10 wherein ananowhisker 20 has been grown from asurface 18 of asubstrate 12, and ultimately provided to be electrically conductive. Any alternate surface and substrate is contemplated whereby a nanowhisker is grown therefrom, and whether existing or yet-to-be developed. - Referring to
FIG. 13 , electrically insulative material 22 e has been deposited and a portion thereof subsequently removed (i.e., by polishing, for example by chemical mechanical polishing) effective to outwardly exposenanowhisker 20 e, such being in this exemplary embodiment somewhat analogous to the embodiment depicted inFIG. 6 with respect to electricallyinsulative material 22 a and grown nanowhisker 20 a. Accordingly in this depicted exemplary embodiment, the removal ofinsulative material 22 e is effective to remove catalyst particle/material 21 (not shown inFIG. 13 ) in the depictedgrown nanowhisker 20 e. Alternately by way of example only, other embodiments are contemplated for example wherein the resultant grown nanowhisker retains/contains some or all ofcatalytic material 21. Regardless and accordingly,FIG. 13 by way of example only depicts an embodiment whereby some of the grownnanowhisker 20 e has been removed prior to subsequent processing. - Referring to
FIG. 14 , another electricallyinsulative layer 40 has been deposited, and anopening 42 formed therein to nanowhisker 20 e.Material 40 might be the same as or different from that ofmaterial 22/22 e, and of course etch stop and/or other additional layers might be utilized. Aconductive layer 44 has been deposited within opening 42 to less than fill such opening, and in the exemplary embodiment has been polished back to be isolated therewithin thereby, in but one exemplary embodiment, forming a container-shapedfirst capacitor electrode 45 which is in electrical contact withnanowhisker 20 e. In an exemplary preferred embodiment, container-shapedfirst electrode 45 comprises any suitable electrically conductive material, whether existing or yet-to-be developed, and which is formed onnanowhisker 20 e. Further, container-shapedfirst capacitor electrode 45 might comprise one or more electrically conductive materials, with titanium nitride being but one specific example. - Referring to
FIG. 15 , acapacitor dielectric layer 47 has been formed over container-shapedfirst capacitor electrode 45, and asecond capacitor electrode 48 has been formed overcapacitor dielectric layer 47, thus in the depicted example forming acapacitor 49. - The
FIGS. 12-15 embodiment provides but one exemplary implementation whereby an electrically insulative material is formed about ananowhisker 20 e after such has been formed. Of course, the invention also contemplates where an electrically insulative layer is utilized in fabricating a capacitor involving growing a nanowhisker and forming a container-shaped first capacitor electrode in electrical connection therewith wherein the nanowhisker is grown within an opening of a previously formed electrically insulative material, for example and by way of example only, as described above in connection with the embodiments ofFIGS. 8 and 9 . - Further by way of example only, exemplary embodiments of forming DRAM memory circuitry employing DRAM memory cells is next described in connection with
FIGS. 16-20 . Referring initially toFIG. 16 , asemiconductor wafer fragment 50 is depicted. By way of example only, such comprises a bulksemiconductive material substrate 52, for example background-doped monocrystalline silicon. Shallow trench isolation regions 54 (i.e., comprising a composite of silicon dioxide and silicon nitride) have been formed withinsubstrate material 52.Substrate fragment 50 is depicted as comprising a series of fourwordlines dielectric layer 57, an overlying semiconductive material layer 58 (i.e., conductively doped polysilicon), an overlying higher conductive material 59 (i.e., tungsten or tungsten silicide), and an overlying electricallyinsulative cap 60. Wordline constructions 56 a-d are also depicted as comprising electrically insulative anisotropically etchedsidewall spacers 61. Source/drain diffusion regions substrate material 52, withdiffusion region 63 being formed between wordline pairs 56 b and 56 d;diffusion region 62 being formed between wordline pairs 56 a and 56 b; anddiffusion region 64 being formed between wordline pairs 56 c and 56 d. In the depicted exemplary embodiment,diffusion region 63 exemplifies or comprises an exemplary bit line contact or bit line node, whereasdiffusion regions proximate wordlines -
FIG. 17 depicts an exemplary embodiment whereby some suitable masking layer 65 (which may or may not be sacrificial) has been formed over the substrate whereby capacitorstorage node contacts bit node contact 63, are outwardly exposed. By way of example only, exemplary suitable materials include photoresist or doped or undoped silicon dioxide. - Referring to
FIG. 18 , afirst nanowhisker 64 has been grown frombit line contact 63, and second nanowhiskers 66 and 68 have been grown from capacitorstorage node contacts nanowhiskers insulative spacers 61. Further in the depicted exemplary embodiment,first nanowhisker 64 and second nanowhiskers 66 and 68 have been grown at the same time. Alternately by way of example only,first nanowhisker 64 and second nanowhiskers 66 and 68 might be grown at different times. For example and by way of example only, one or the other ofbit line contact 63 or capacitorstorage node contacts -
FIG. 19 , by way of example only, depicts subsequent processing in the fabrication of DRAM memory cells of DRAM integrated circuitry, whereby a bit line is formed in electrical contact with the first nanowhisker, and a capacitor dielectric layer and an outer capacitor electrode layer are formed over the second nanowhiskers. In such exemplary depicted preferred embodiment,material 65 has been removed and an electricallyinsulative layer 70 has been formed aboutnanowhiskers grown nanowhiskers preferred material 70 includes doped and undoped silicon dioxides, for example BPSG and/or undoped silicon dioxide deposited be decomposition of TEOS. - An
exemplary bit line 72 is depicted as being formed in electrical contact withfirst nanowhisker 64. Subsequently, another electricallyinsulative layer 74 has been formed over the substrate.Material 74 might be of the same or different composition(s) as that ofmaterial 70. Openings have been formed withininsulative material 74 tonanowhiskers capacitor dielectric layer 76 and an outercapacitor electrode layer 78 have been formed over respectivesecond nanowhiskers inner capacitor electrodes 75 have been formed in electrical contact with second nanowhiskers 66 and 68, withcapacitor dielectric layer 76 andouter capacitor electrode 78 being formed over such container-shaped inner capacitor electrodes. Accordingly in this particular exemplary embodiment,capacitor dielectric layer 76 is not formed on either ofsecond nanowhiskers - Alternately by way of example only, an embodiment is depicted in
FIG. 20 with respect to a wafer fragment 50 a. Like numerals from theFIGS. 16-19 embodiment have been utilized where appropriate, with differences being indicated with the suffix “a” or with different numerals.FIG. 20 depicts a capacitor dielectric layer 76 a which is formed on second nanowhiskers 66 a and 68 a, and also being formed on the sidewalls and tops of second nanowhiskers 66 a, 68 a, and with an outer capacitor electrode 78 a being formed laterally over the depicted second nanowhisker sidewalls. - An insulative layer 70 a has been formed over the depicted outer capacitor electrode(s) 78 a, and an opening patterned therethrough and from within which a first nanowhisker 64 a has been grown from
bit node contact 63. A bit line 72 a has been formed in electrical contact therewith. Accordingly in such embodiment, and by way of example only, a bit line 72 a is formed after forming the capacitor dielectric layer, and also the outer sidewalls of grown nanowhiskers are utilized as capacitive surfaces. - The above-described exemplary embodiment methods of forming a DRAM memory cell encompassed nanowhisker growth from a bit line contact and from a capacitor storage node contact. However, aspects of the invention do contemplate nanowhisker growth from either a bit line contact or from a capacitor storage node contact independent of nanowhisker growth from the other. For example in one implementation, an aspect of the invention contemplates a method of forming an interconnect between a substrate bit line contact and a bit line in DRAM. Such a method comprises forming a bit line contact intermediate a pair of wordlines over a semiconductor substrate. A nanowhisker is grown from the bit line contact, and provided to be electrically conductive. A bit line is formed in electrical contact with the nanowhisker. Preferred implementations are otherwise as described above.
- Further in one implementation, aspects of the invention encompass a method of forming a DRAM memory cell. Such a method comprises forming a wordline over a semiconductor substrate, and forming a capacitor storage node contact proximate the wordline. A nanowhisker is grown from the capacitor storage node contact, and provided to be electrically conductive. A capacitor dielectric layer and an outer capacitor electrode layer are formed over the nanowhisker. Preferred processing is otherwise as described above.
- In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
Claims (22)
1. A method of electrically interconnecting different elevation conductive structures, comprising:
forming a first conductive structure comprising a first electrically conductive surface at a first elevation of a substrate;
growing a nanowhisker from the first electrically conductive surface, and providing the nanowhisker to be electrically conductive;
providing electrically insulative material about the nanowhisker; and
depositing an electrically conductive material over the electrically insulative material in electrical contact with the nanowhisker at a second elevation which is elevationally outward of the first elevation, and providing the electrically conductive material into a second conductive structure.
2. The method of claim 1 wherein the first conductive structure comprises a diffusion region formed in crystalline silicon.
3. The method of claim 2 wherein the crystalline silicon comprises bulk monocyrstalline silicon.
4. The method of claim 1 wherein the nanowhisker is electrically conductive upon its growth.
5. The method of claim 4 wherein the nanowhisker is provided to be electrically conductive at least in part by doping with a conductivity enhancing dopant during said growing.
6. The method of claim 1 wherein the nanowhisker is provided to be electrically conductive after its growth.
7. The method of claim 6 wherein the nanowhisker is provided to be electrically conductive at least in part by doping with a conductivity enhancing dopant after its growth.
8. The method of claim 1 wherein the electrically insulative material contacts the nanowhisker, and the electrically conductive material is deposited on the electrically insulative material which contacts the nanowhisker.
9. The method of claim 1 wherein the electrically insulative material is provided about the nanowhisker after its growth.
10. The method of claim 9 wherein the electrically insulative material contacts the nanowhisker, and the electrically conductive material is deposited on the electrically insulative material which contacts the nanowhisker.
11. The method of claim 9 wherein providing the electrically insulative material comprises depositing said insulative material over the nanowhisker, followed by polishing said insulative material effective to expose the nanowhisker.
12. The method of claim 1 wherein the providing of the electrically insulative material comprises depositing said electrically insulative material over the substrate, and forming an opening within the electrically insulative material to the first electrically conductive surface prior to growth of the nanowhisker.
13. The method of claim 12 wherein the electrically insulative material contacts the nanowhisker, and the electrically conductive material is deposited on the electrically insulative material which contacts the nanowhisker.
14. The method of claim 1 comprising removing some of the grown nanowhisker prior to depositing the electrically conductive material.
15. The method of claim 1 wherein the second electrically conductive structure comprises a conductive line.
16. The method of claim 1 wherein the nanowhisker during growth comprises a catalytic material that remains as part of a finished circuitry construction comprising the nanowhisker.
17. The method of claim 1 wherein the nanowhisker during growth comprises a catalytic material, and comprising removing the catalytic material prior to depositing said electrically conductive material.
18. A method of forming a capacitor, comprising:
growing a nanowhisker from a surface of a substrate, and providing the nanowhisker to be electrically conductive, the nanowhisker comprising sidewalls and comprising a first capacitor electrode;
forming a capacitor dielectric layer over the nanowhisker sidewalls; and
forming a second capacitor electrode over the capacitor dielectric layer.
19. A method of forming a capacitor, comprising:
growing a nanowhisker from a surface of a substrate, and providing the nanowhisker to be electrically conductive;
forming a container-shaped first capacitor electrode in electrical contact with the nanowhisker;
forming a capacitor dielectric layer over the container-shaped first capacitor electrode; and
forming a second capacitor electrode over the capacitor dielectric layer.
20. A method of forming an interconnect between a substrate bit line contact and a bit line in DRAM, comprising:
forming a bit line contact intermediate a pair of wordlines over a semiconductor substrate;
growing a nanowhisker from the bit line contact, and providing the nanowhisker to be electrically conductive; and
forming a bit line in electrical contact with the nanowhisker.
21. A method of forming a DRAM memory cell, comprising:
forming a wordline over a semiconductor substrate, and forming a capacitor storage node contact proximate the wordline;
growing a nanowhisker from the capacitor storage node contact, and providing the nanowhisker to be electrically conductive; and
forming a capacitor dielectric layer and an outer capacitor electrode layer over the nanowhisker.
22. A method of forming a DRAM memory cell, comprising:
forming a wordline over a semiconductor substrate, and forming a bit line contact and a capacitor storage node contact proximate the wordline;
growing a first nanowhisker from the bit line contact and a second nanowhisker from the capacitor storage node contact, and providing the first and second nanowhiskers to be electrically conductive;
forming a bit line in electrical contact with the first nanowhisker; and
forming a capacitor dielectric layer and an outer capacitor electrode layer over the second nanowhisker.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/131,555 US20060263974A1 (en) | 2005-05-18 | 2005-05-18 | Methods of electrically interconnecting different elevation conductive structures, methods of forming capacitors, methods of forming an interconnect between a substrate bit line contact and a bit line in DRAM, and methods of forming DRAM memory cell |
US12/419,014 US8030168B2 (en) | 2005-05-18 | 2009-04-06 | Methods of forming DRAM memory cells |
US13/226,787 US8691656B2 (en) | 2005-05-18 | 2011-09-07 | Methods of forming an interconnect between a substrate bit line contact and a bit line in DRAM |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/131,555 US20060263974A1 (en) | 2005-05-18 | 2005-05-18 | Methods of electrically interconnecting different elevation conductive structures, methods of forming capacitors, methods of forming an interconnect between a substrate bit line contact and a bit line in DRAM, and methods of forming DRAM memory cell |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/419,014 Division US8030168B2 (en) | 2005-05-18 | 2009-04-06 | Methods of forming DRAM memory cells |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060263974A1 true US20060263974A1 (en) | 2006-11-23 |
Family
ID=37448831
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/131,555 Abandoned US20060263974A1 (en) | 2005-05-18 | 2005-05-18 | Methods of electrically interconnecting different elevation conductive structures, methods of forming capacitors, methods of forming an interconnect between a substrate bit line contact and a bit line in DRAM, and methods of forming DRAM memory cell |
US12/419,014 Active 2025-09-10 US8030168B2 (en) | 2005-05-18 | 2009-04-06 | Methods of forming DRAM memory cells |
US13/226,787 Active 2026-02-03 US8691656B2 (en) | 2005-05-18 | 2011-09-07 | Methods of forming an interconnect between a substrate bit line contact and a bit line in DRAM |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/419,014 Active 2025-09-10 US8030168B2 (en) | 2005-05-18 | 2009-04-06 | Methods of forming DRAM memory cells |
US13/226,787 Active 2026-02-03 US8691656B2 (en) | 2005-05-18 | 2011-09-07 | Methods of forming an interconnect between a substrate bit line contact and a bit line in DRAM |
Country Status (1)
Country | Link |
---|---|
US (3) | US20060263974A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150311274A1 (en) * | 2014-04-25 | 2015-10-29 | Renesas Electronics Corporation | Semiconductor device |
US10497774B2 (en) * | 2017-10-23 | 2019-12-03 | Blackberry Limited | Small-gap coplanar tunable capacitors and methods for manufacturing thereof |
US10825612B2 (en) | 2017-10-23 | 2020-11-03 | Nxp Usa, Inc. | Tunable coplanar capacitor with vertical tuning and lateral RF path and methods for manufacturing thereof |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA2521498C (en) * | 2003-04-04 | 2012-06-05 | Btg International Limited | Nanowhiskers with pn junctions and methods of fabricating thereof |
US20060263974A1 (en) * | 2005-05-18 | 2006-11-23 | Micron Technology, Inc. | Methods of electrically interconnecting different elevation conductive structures, methods of forming capacitors, methods of forming an interconnect between a substrate bit line contact and a bit line in DRAM, and methods of forming DRAM memory cell |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5332910A (en) * | 1991-03-22 | 1994-07-26 | Hitachi, Ltd. | Semiconductor optical device with nanowhiskers |
US6297053B1 (en) * | 1994-02-17 | 2001-10-02 | Maxygen, Inc. | Methods for generating polynucleotides having desired characteristics by iterative selection and recombination |
US6383923B1 (en) * | 1999-10-05 | 2002-05-07 | Agere Systems Guardian Corp. | Article comprising vertically nano-interconnected circuit devices and method for making the same |
US20040023471A1 (en) * | 2002-03-22 | 2004-02-05 | Adu Kofi Wi | Thermal production of nanowires |
US20040075464A1 (en) * | 2002-07-08 | 2004-04-22 | Btg International Limited | Nanostructures and methods for manufacturing the same |
US20040144970A1 (en) * | 2002-10-07 | 2004-07-29 | Dunwei Wang | Nanowires |
US6806228B2 (en) * | 2000-06-29 | 2004-10-19 | University Of Louisville | Low temperature synthesis of semiconductor fibers |
US20050011431A1 (en) * | 2003-04-04 | 2005-01-20 | Btg International Limited | Precisely positioned nanowhiskers and nanowhisker arrays and method for preparing them |
US20050029654A1 (en) * | 2003-08-05 | 2005-02-10 | Infineon Technologies Ag | IC chip with nanowires |
US20060019472A1 (en) * | 2004-04-30 | 2006-01-26 | Nanosys, Inc. | Systems and methods for nanowire growth and harvesting |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5956594A (en) * | 1998-11-02 | 1999-09-21 | Vanguard International Semiconductor Corporation | Method for simultaneously forming capacitor plate and metal contact structures for a high density DRAM device |
US6297063B1 (en) | 1999-10-25 | 2001-10-02 | Agere Systems Guardian Corp. | In-situ nano-interconnected circuit devices and method for making the same |
JP4651169B2 (en) * | 2000-08-31 | 2011-03-16 | 富士通株式会社 | Semiconductor device and manufacturing method thereof |
US20060263974A1 (en) * | 2005-05-18 | 2006-11-23 | Micron Technology, Inc. | Methods of electrically interconnecting different elevation conductive structures, methods of forming capacitors, methods of forming an interconnect between a substrate bit line contact and a bit line in DRAM, and methods of forming DRAM memory cell |
-
2005
- 2005-05-18 US US11/131,555 patent/US20060263974A1/en not_active Abandoned
-
2009
- 2009-04-06 US US12/419,014 patent/US8030168B2/en active Active
-
2011
- 2011-09-07 US US13/226,787 patent/US8691656B2/en active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5332910A (en) * | 1991-03-22 | 1994-07-26 | Hitachi, Ltd. | Semiconductor optical device with nanowhiskers |
US6297053B1 (en) * | 1994-02-17 | 2001-10-02 | Maxygen, Inc. | Methods for generating polynucleotides having desired characteristics by iterative selection and recombination |
US6383923B1 (en) * | 1999-10-05 | 2002-05-07 | Agere Systems Guardian Corp. | Article comprising vertically nano-interconnected circuit devices and method for making the same |
US6806228B2 (en) * | 2000-06-29 | 2004-10-19 | University Of Louisville | Low temperature synthesis of semiconductor fibers |
US20040023471A1 (en) * | 2002-03-22 | 2004-02-05 | Adu Kofi Wi | Thermal production of nanowires |
US20040075464A1 (en) * | 2002-07-08 | 2004-04-22 | Btg International Limited | Nanostructures and methods for manufacturing the same |
US20040144970A1 (en) * | 2002-10-07 | 2004-07-29 | Dunwei Wang | Nanowires |
US20050011431A1 (en) * | 2003-04-04 | 2005-01-20 | Btg International Limited | Precisely positioned nanowhiskers and nanowhisker arrays and method for preparing them |
US20050029654A1 (en) * | 2003-08-05 | 2005-02-10 | Infineon Technologies Ag | IC chip with nanowires |
US20060019472A1 (en) * | 2004-04-30 | 2006-01-26 | Nanosys, Inc. | Systems and methods for nanowire growth and harvesting |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150311274A1 (en) * | 2014-04-25 | 2015-10-29 | Renesas Electronics Corporation | Semiconductor device |
US9711509B2 (en) * | 2014-04-25 | 2017-07-18 | Renesas Electronics Corporation | Semiconductor device |
US20170287916A1 (en) * | 2014-04-25 | 2017-10-05 | Renesas Electronics Corporation | Semiconductor device |
US9893068B2 (en) * | 2014-04-25 | 2018-02-13 | Renesas Electronics Corporation | Method for manufacturing a semiconductor device |
US10497774B2 (en) * | 2017-10-23 | 2019-12-03 | Blackberry Limited | Small-gap coplanar tunable capacitors and methods for manufacturing thereof |
US10770540B2 (en) * | 2017-10-23 | 2020-09-08 | Nxp Usa, Inc. | Small-gap coplanar tunable capacitors and methods for manufacturing thereof |
US10825612B2 (en) | 2017-10-23 | 2020-11-03 | Nxp Usa, Inc. | Tunable coplanar capacitor with vertical tuning and lateral RF path and methods for manufacturing thereof |
Also Published As
Publication number | Publication date |
---|---|
US8691656B2 (en) | 2014-04-08 |
US8030168B2 (en) | 2011-10-04 |
US20110318921A1 (en) | 2011-12-29 |
US20090197386A1 (en) | 2009-08-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7544563B2 (en) | Methods of forming a plurality of capacitors | |
US7157327B2 (en) | Void free, silicon filled trenches in semiconductors | |
US9076680B2 (en) | Integrated circuitry, methods of forming capacitors, and methods of forming integrated circuitry comprising an array of capacitors and circuitry peripheral to the array | |
US6218230B1 (en) | Method for producing capacitor having hemispherical grain | |
US20050164469A1 (en) | Method for N+ doping of amorphous silicon and polysilicon electrodes in deep trenches | |
KR100267415B1 (en) | Method of forming a dram stacked capacitor using an etch blocking film of silicon oxide | |
US9236427B2 (en) | Multi-material structures and capacitor-containing semiconductor constructions | |
US5656529A (en) | Method for manufacturing highly-integrated capacitor | |
US6307730B1 (en) | Capacitor formed by lower electrode having inner and outer uneven surfaces | |
US8691656B2 (en) | Methods of forming an interconnect between a substrate bit line contact and a bit line in DRAM | |
US5897352A (en) | Method of manufacturing hemispherical grained polysilicon with improved adhesion and reduced capacitance depletion | |
US7199414B2 (en) | Stress-reduced layer system for use in storage capacitors | |
US6458647B1 (en) | Process flow for sacrificial collar with poly mask | |
US6770526B2 (en) | Silicon nitride island formation for increased capacitance | |
US20020022316A1 (en) | Method for fabricating capacitor electrodes | |
US6090679A (en) | Method for forming a crown capacitor | |
US6127221A (en) | In situ, one step, formation of selective hemispherical grain silicon layer, and a nitride-oxide dielectric capacitor layer, for a DRAM application | |
US8766347B2 (en) | Capacitors | |
US7670900B2 (en) | Method and structure for fabricating capacitor devices for integrated circuits | |
US5792688A (en) | Method to increase the surface area of a storage node electrode, of an STC structure, for DRAM devices, via formation of polysilicon columns | |
US7767518B2 (en) | Field effect transistor | |
KR100379331B1 (en) | Bottom electrode of capacitor and fabricating method thereof | |
JP3407022B2 (en) | Semiconductor device, method of manufacturing the same, and semiconductor storage device | |
KR100350588B1 (en) | Hsg lower electrode structure, capacitor using the same, and the formation of the capacitor | |
KR100398567B1 (en) | Method of fabricating a semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BUSCH, BRETT W.;HWANG, DAVID K.;GEALY, F. DANIEL;REEL/FRAME:016581/0398;SIGNING DATES FROM 20050502 TO 20050509 |
|
STCB | Information on status: application discontinuation |
Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION |