US20060220243A1 - Electronic device package - Google Patents
Electronic device package Download PDFInfo
- Publication number
- US20060220243A1 US20060220243A1 US11/424,502 US42450206A US2006220243A1 US 20060220243 A1 US20060220243 A1 US 20060220243A1 US 42450206 A US42450206 A US 42450206A US 2006220243 A1 US2006220243 A1 US 2006220243A1
- Authority
- US
- United States
- Prior art keywords
- die
- electronic system
- system package
- package
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83194—Lateral distribution of the layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1433—Application-specific integrated circuit [ASIC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
Definitions
- This invention relates to packaging, and more particularly to packaging electronic devices.
- Electronic devices such as integrated circuit dice, are packaged using a variety of materials.
- plastics, ceramics, and glasses are used as substrates and die carriers, while adhesives and polymers are used to attach dice to substrates or other die carriers.
- adhesives and polymers are used to attach dice to substrates or other die carriers.
- Each of the materials used to package electronic devices has a coefficient of thermal expansion that defines a rate of expansion for the material as the temperature of the material changes.
- FIG. 1A is a cross-sectional view of a prior art electronic package 101 including an adhesive having a low Young's modulus.
- the electronic package 101 includes a substrate 103 , one or more solder balls 105 , a die 107 , a die attach material 109 , a molding compound 111 , and a board 112 .
- substrate 103 is fabricated from a ceramic
- solder balls 105 are fabricated from a conductor, such as a lead-tin alloy
- die 107 is fabricated from a semiconductor, such as silicon, germanium, or gallium arsenide
- die attachment material 109 is fabricated from a compliant material, such as an adhesive having a low Young's modulus
- molding compound 111 is formed from an epoxide
- board 112 is fabricated from a glass-epoxide.
- the bond wires 114 electrically couple the die 107 to a bottom surface 116 of the substrate 103 .
- FIG. 1B is a cross-sectional view of an alternative prior art electronic package 125 including an adhesive having a low Young's modulus.
- the electronic package 125 includes a substrate 103 , one or more solder balls 105 , a die 107 , a die attachment material 109 , a molding compound 111 , and a board 112 .
- substrate 103 is fabricated from a ceramic
- solder balls 105 are fabricated from a conductor, such as a lead-tin alloy
- die 107 is fabricated from a semiconductor, such as silicon, germanium, or gallium arsenide
- die attachment material 109 is fabricated from a compliant material, such as an adhesive having a low Young's modulus
- molding compound 111 is formed from an epoxide
- board 112 is fabricated from a glass-epoxide.
- the bond wires 114 electrically couple the die 107 to a top surface 127 of the substrate 103 .
- the devices and packages are often subject to temperature changes.
- the temperature of solder balls 105 is increased, which causes solder balls 105 to flow and form an electrical connection between substrate 103 and board 112 .
- the temperature change that causes the reflow of solder balls 105 also causes a temperature change in die 107 , substrate 103 , and die attachment material 109 .
- Temperature changes can cause mechanical stresses in packages 101 and 125 .
- Thermal mechanical stress is caused in packages 101 and 125 by a change in temperature and a mismatch between the coefficients of thermal expansion of die 107 , substrate 103 , and die attachment material 109 .
- Moisture induced stress is caused by the vaporization, at high temperatures, of moisture retained in substrate 103 or die attachment material 109 .
- Either thermal mechanical stress or moisture induced stress can cause mechanical tolerances in package 101 to be exceeded, which results in package failure. Referring to FIGS.
- package failures include package cracking, as shown at cracks 118 and 120 , delamination of die attachment material, as shown at delamination point 122 , deformation of die attachment material, as shown at deformation point 124 , and other failures. These failures can result in a reduction in device reliability and may cause total device failure.
- U.S. Pat. Nos. 5,679,977 and 5,852,326 teach that attaching a die to a substrate using a material having a low Young's modulus produces fewer package failures than attaching a die to a substrate using a material having a high Young's modulus, and that improved packaging reliability is obtained by selecting a die attachment material having a very low Young's modulus.
- defects such as deformation 129 , occur in the die attachment material 109 , and deformation 129 of the die attachment material 109 can result in dislocation of the die 107 and destruction of the bond wires 114 .
- Electronic packages such as electronic package 101 and electronic package 125 are tested using a temperature cycle test.
- a temperature cycle test an electronic package, such as electronic package 101 or electronic package 125 , is repeatedly heated and cooled.
- electronic packages 101 and 125 are repeatedly heated and cooled between minus 65 degrees Centigrade and 150 degrees Centigrade. Often this cyclic testing results in “cyclic strain” failures. These failures include separation of die attachment material 109 from die 103 and substrate 107 and deformation of die attachment material 109 . Electronic packages that fail a “cyclic strain” test also often fail prematurely in the field.
- FIG. 1A is a cross-sectional view of a prior art electronic package including an adhesive having a low Young's modulus
- FIG. 1B is a cross-sectional view of an alternative prior art electronic package including an adhesive having a low Young's modulus
- FIG. 2A is a cross-sectional view of one embodiment of an electronic package according to the present invention.
- FIG. 2B is a cross-sectional view of one embodiment of an alternative electronic package according to the present invention.
- FIG. 3 is a graph showing peeling stress and maximum strain versus the Young's modulus of a material securing a die to a substrate according to the present invention
- FIG. 4 is a graph showing peeling stress and maximum strain versus the coefficient of thermal expansion for a material useful in securing a die to a substrate according to the present invention.
- FIG. 5 is a block diagram of one embodiment of a computer system including a memory array comprising memory dice packaged according to the present invention.
- FIG. 2A is cross-sectional view of one embodiment of electronic package 201 according to the present invention.
- Electronic package 201 comprises a die 203 , a substrate 205 , one or more solder balls 207 for electronically coupling substrate 205 to board 208 , a die attach material 209 , and a molding compound 211 .
- Electronic package 201 is not limited to packaging a particular type of electronic device or system. Electronic package 201 may be used to package any type of integrated circuit, device, or system including but not limited to computing circuits, communication circuits, and memory circuits. Therefore, electronic package 201 may function as an integrated circuit package, such as a logic circuit package, an analog circuit package, or a memory circuit package, or as an electronic system package, such as a computing system package or a communication system package.
- Die 203 is typically fabricated from a semiconductor, such as silicon, germanium, or gallium arsenide.
- die 203 comprises one or more processor circuits, such as a reduced instruction set processor or a complex instruction set processor.
- die 203 comprises one or more communication circuits, such as a transmitter, receiver, or transceiver.
- die 203 comprises one or more memory circuits or cells, such as dynamic random access memory circuits or cells, or static random access memory circuits or cells.
- Each of the circuits, cells, processors, communication devices or other complex systems fabricated on die 203 is typically fabricated from passive and active devices, such as resistors, capacitors, inductors, transistors, and diodes.
- Substrate 205 provides a base for mounting die 203 .
- substrate 205 is not limited to a particular material or a particular structure.
- Substrate 205 may be fabricated from a flexible or inflexible material.
- substrate 205 is fabricated from a chemically inert material that has a coefficient of thermal expansion that is close to the coefficient of thermal expansion of die 203 .
- Exemplary embodiments of substrates suitable for use in connection with the present invention include single metal layer substrates or multi-metal layer substrates, such as printed circuit board (PCB) substrates, such as organic, glass fiber reinforced and ceramic substrates, and flexible substrates, such as polyimide tape substrates.
- PCB printed circuit board
- Other exemplary embodiments of substrates suitable for use in connection with the present invention include multilayer substrates, such as multilayer BT epoxy substrates having signal, power, and ground layers.
- Board 208 provides a base for mounting substrate 205 .
- board 208 can provide a base for mounting additional substrates (not shown).
- Board 208 is not limited to being fabricated from a particular material.
- board 208 is fabricated from an inert material that has a coefficient of thermal expansion about equal to the coefficient of thermal expansion of substrate 205 .
- board 208 is fabricated from a ceramic.
- board 208 is fabricated from a glass-epoxide.
- board 208 is fabricated from FR-4.
- board 208 is fabricated from polyimide.
- Board 208 may include any number of conductive layers separated by a non-conductive material, such as a dielectric.
- board 208 includes a single conductive layer formed on a dielectric base, such as a layer comprising copper or a copper alloy formed on FR-4. In an alternate embodiment, board 208 includes two or more conductive layers separated by a dielectric, such as layers comprising metal or metal alloys, such as copper alloys separated by polyimide.
- the one or more solder balls 207 are preferably fabricated from a conductive material.
- the conductive material is a metal or metal alloy.
- Metals and metal alloys used in exemplary embodiments of the present invention include aluminum, copper, tin, gold, silver, lead, and alloys of aluminum, copper, tin, gold, silver, or lead.
- Each of the one or more solder balls 207 has a solder reflow temperature.
- the solder reflow temperature is the temperature at which each of the one or more solder balls 207 makes a sustainable electrical connection to pads (not shown) on substrate 205 and the electrical connection sites (not shown) on board 208 .
- a sustainable electrical connection is a connection for which small stresses and vibrations at the electrical connection do not interfere electrical conduction at the connection.
- the solder reflow temperature is between about 200 degrees Centigrade and 280 degrees Centigrade.
- Die attach material 209 provides a structure for mechanically securing die 203 to substrate 205 .
- die attach material 209 maintains contact with die 203 and substrate 205 during and after a solder reflow process, which in one embodiment occurs at between about 200 degrees Centigrade and about 280 degrees Centigrade, as described above.
- die attach material 209 should not peel away from the surface of substrate 205 and should not deform during the solder reflow process.
- U.S. Pat. Nos. 5,679,977 and 5,852,326 teach that a die attach material having a low Young's modulus provides a more reliable structure than a die attach material having a high Young's modulus.
- a die attach material having a high Young's modulus provides a more reliable structure than a die attach material having a low Young's modulus.
- die attach material 209 has a Young's modulus of between about 0.1 megapascals and 20 megapascals at the solder reflow temperature of solder balls 207 .
- die attach material 209 has a Young's modulus of between about 0.1 megapascals and 20 megapascals at a solder reflow temperature of between about 200 degrees Centigrade and about 280 degrees Centigrade.
- die attach material 209 has a low coefficient of thermal expansion.
- die attach material 209 has ⁇ 2 of less than about 400 (four-hundred) ppm (parts per million)/° C. ⁇ 2 is defined as coefficient of thermal expansion at temperature above T g , the glassy transition temperature.
- die attach material 209 is a rigid material, which is a material that is deficient or devoid of flexibility or a material that is not compliant.
- die attach material 209 is a non-compliant material having a Shore A hardness of more than about 70.
- die attach material 209 has a Shore D hardness of more than about 20.
- Hardness is measured with an instrument called a Durometer, which pushes a needle-like probe into a specimen to be tested. The farther the needle penetrates into the specimen the lower the Shore reading.
- the Shore A scale is typically used to measure the hardness of materials such as rubber.
- the Shore D scale is typically used to measure the hardness of materials such as plastics. However, materials having a Shore A measurement of above about 70 begin to have a hardness similar to plastics, which measure on the low end of the Shore D scale.
- Die attach material 209 is not limited to a particular material. Any material that exhibits one of the properties described above is suitable for use in connection with the present invention. For example, any material that has a Young's modulus between about 0.1 megapascals and 20 megapascals (at a solder reflow temperature), or an ⁇ 2 less than about 400 (four-hundred) ppm (parts per million)/° C., or that exhibits rigidity is suitable for use in connection with the present invention. Exemplary materials that are suitable for use in connection with the present invention include epoxides, poly epoxides, acrylates, polyacrylates, polyolefins, and polyimides.
- an “epoxide” is a cyclic organic compound having an oxygen atom bonded to two other atoms, preferably carbon.
- an “Epoxy” is a diradical of an epoxide. Suitable epoxides are disclosed, e.g., in Concise Chemical and Technical Dictionary; 4th Ed.; Chemical Publishing Co., Inc., NY, N.Y. (1986); Aldrich Catalog Handbook of Fine Chemicals, Milwaukee, Wis. (1999); the disclosures of which are incorporated by reference herein.
- a specific epoxide of the present invention is a compound of the formula: wherein
- each of R 1 , R 2 , R 3 , and R 4 is independently hydrogen, halo, trifluoromethyl, cyano, hydroxy, nitro, (C 1 -C 24 )alkyl, (C 2 -C 24 )alkenyl, (C 2 -C 24 )alkynyl, (C 3 -C 8 )cycloalkyl, (C 1 -C 24 )alkyl (C 3 -C 8 )cycloalkyl, (C 6 -C 10 )aryl, (C 6 -C 10 )heteroaryl, (C 1 -C 24 )alkyl (C 6 -C 10 )aryl, (C 1 -C 24 )alkyl (C 6 -C 10 )heteroaryl, (C 6 -C 10 )aryl (C 1 -C 24 )aryl (C 1 -C 24 )alkyl (C 6 -C 10 )heteroaryl, (C
- any alkyl, alkenyl, alkynyl, cycloalkyl, aryl, or heteroaryl can optionally be substituted with one or more (e.g., 1, 2, 3, or 4) halo, trifluoromethyl, cyano, hydroxy, nitro, C( ⁇ O)OR 6 , wherein R 6 is hydrogen or (C 1 -C 24 )alkyl, or NR 7 R 8 , wherein each R 7 and R 8 are independently hydrogen or (C 1 -C 24 )alkyl; and
- any alkyl, alkenyl, or alkynyl is optionally interrupted with one or more (e.g., 1, 2, 3, or 4) oxo, thio, sulfonyl, or sulfinyl;
- the epoxide can be a polymer of one or more epoxides (i.e., two ore more epoxy monomers), referred to herein as a poly epoxide.
- a poly epoxide is the polymerization product of one or more epoxides (i.e., two or more epoxy monomers).
- Those of skill in the art know the reaction conditions in which epoxides can be polymerized. See, e.g., J. March, Advanced Organic Chemistry, Reactions, Mechanisms and Structure, (2nd Ed.), McGraw Hill: New York, 1977; F. Carey and R.
- the one or more epoxides can be polymerized under basic or acidic conditions.
- the polymerization of the one or more epoxides can include materials or compounds that will impart desirable properties to the poly epoxide or that will catalyze the polymerization process.
- materials or compounds that will impart desirable properties to the poly epoxide or that will catalyze the polymerization process can include materials or compounds that will impart desirable properties to the poly epoxide or that will catalyze the polymerization process.
- bisphenol A, bisphenol F, and/or CTBN can be employed in the polymerization process.
- the number of epoxy monomers in the poly epoxide can range from 2 to about 100,000; from 2 to about 25,000; or from 2 to about 10,000.
- the poly epoxide can be formed from one or more epoxides (i.e., the epoxy monomers can be the same or different). When the epoxide monomers are different, the resulting poly epoxide will be a copolymer.
- a “copolymer” is a mixed polymer or heteropolymer formed when two or more unlike monomers (e.g., the epoxide monomers) are polymerized together. Concise Chemical and Technical Dictionary; 4th Ed.; Chemical Publishing Co., Inc., NY, N.Y. (1986), p. 336. In one embodiment of the present invention, each of the epoxy monomers are identical.
- all of the epoxy monomers are not identical (i.e., the epoxy polymer is an epoxy copolymer).
- the number of different epoxy monomers can be from 2 to about 1,000, from 2 to about 100, or from 2 to about 10.
- the epoxide can be a mixture of two or more poly epoxides, as defined above.
- the mixture can include 2 to about 100 poly epoxides, 2 to about 50 poly epoxides, or 2 to about 10 poly epoxides.
- a “polyacrylate” is the polymeric material of one or more esters of alpha beta unsaturated carboxylic acids, e.g., acrylic esters.
- Suitable acrylic esters include, e.g., methyl acrylate, ethyl acrylate, methyl methacrylate, and ethyl methacrylate.
- Suitable polyacrylates and acrylic ester monomers are disclosed in, e.g., Concise Chemical and Technical Dictionary; 4th Ed.; Chemical Publishing Co., Inc., NY, N.Y. (1986); Aldrich Catalog Handbook of Fine Chemicals, Milwaukee, Wis. (1999); the disclosures of which are incorporated by reference herein.
- the individual esters of the alpha beta unsaturated carboxylic acids can be the same or can be different. In one embodiment of the present invention, each of the esters of the alpha beta unsaturated carboxylic acids are identical. In another embodiment of the present invention, all of the esters of the alpha beta unsaturated carboxylic acids are not identical (i.e., polyacrylate copolymer). In such an embodiment (i.e., polyacrylate copolymer), the number of different esters of alpha beta unsaturated carboxylic acids can be from 2 to about 1,000, from 2 to about 100, or from 2 to about 10.
- a “polyimide” is a compound that includes two or more imide (C( ⁇ O)NHC( ⁇ O)) linkages.
- the polyimide can include a sequence of 2 to about 100,000 imide linkages, 2 to about 50,000 imide linkages, or 2 to about 10,000 imide linkages. The sequence may be linear or cyclic. Suitable polyimides are disclosed, e.g., in Aldrich Catalog Handbook of Fine Chemicals, Milwaukee, Wis. (1999); the disclosure of which is incorporated by reference herein.
- a specific polyimide of the present invention is a compound of the formula wherein
- n 2 to about 1,000
- each R 1 , R 2 , and R 3 is independently (C 1 -C 24 )alkyl, (C 2 -C 24 )alkenyl, (C 1 -C 24 )alkyl, (C 3 -C 8 )cycloalkyl, (C 1 -C 24 )alkyl (C 3 -C 8 )cycloalkyl, (C 6 -C 10 )aryl, (C 6 -C 10 )heteroaryl, (C 1 -C 24 )alkyl (C 6 -C 10 )aryl, (C 1 -C 24 )alkyl (C 6 -C 10 )heteroaryl, (C 6 -C 10 )aryl (C 1 -C 24 )alkyl, (C 6 -C 10 )heteroaryl, (C 6 -C 10 )aryl (C 1 -C 24 )alkyl, (C 6 -C 10 )heteroaryl (C 1
- any alkyl, alkenyl, alkynyl, cycloalkyl, aryl, or heteroaryl can optionally be substituted with one or more (e.g., 1, 2, 3, or 4) halo, trifluoromethyl, cyano, hydroxy, nitro, C( ⁇ O)OR 6 , wherein R 6 is hydrogen or (C 1 -C 24 )alkyl, or NR 7 R 8 , wherein each R 7 and R 8 are independently hydrogen or (C 1 -C 24 )alkyl; and
- any alkyl, alkenyl, or alkynyl is optionally interrupted with one or more (e.g., 1, 2, 3, or 4) oxo, thio, sulfonyl, or sulfinyl;
- the individual imide monomers can be the same or can be different. In one embodiment of the present invention, each of the imide monomers are identical. In another embodiment of the present invention, all of the imide monomers are not identical (i.e., polyimide copolymer). In such an embodiment (i.e., polyimide copolymer), the number of different imide monomers can be from 2 to about 1,000, from 2 to about 100, or from 2 to about 10.
- a “polyolefin” is a compound that includes two or more olefin units (i.e., alkene units).
- Exemplary olefin units include ethylene, propylene, and butylene.
- the polyolefin can include 2 to about 100,000; 2 to about 50,000; or 2 to about 10,000 olefin units.
- each of the olefin units can be the same or can be different. Specifically, all of the olefin units can be the same. Alternatively, the number of different olefin units can be 2 to about 1,000; 2 to about 100; or 2 to about 10.
- Suitable polyolefins are disclosed, e.g., in Aldrich Catalog Handbook of Fine Chemicals, Milwaukee, Wis. (1999); the disclosure of which is incorporated by reference herein.
- a specific polyolefin of the present invention is a compound of the formula: wherein
- n 2 to about 100,000
- each R 1 and R 3 are each independently (C 1 -C 24 )alkyl, (C 2 -C 24 )alkenyl, (C 2 -C 24 )alkyl, (C 3 -C 8 )cycloalkyl, (C 1 -C 24 )alkyl (C 3 -C 8 )cycloalkyl, (C 6 -C 10 )aryl, (C 6 -C 10 )heteroaryl, (C 1 -C 24 )alkyl (C 6 -C 10 )aryl, (C 1 -C 24 )alkyl (C 6 -C 10 )heteroaryl, (C 6 -C 10 )aryl (C 1 -C 24 )alkyl, (C 6 -C 10 )heteroaryl (C 6 -C 10 )alkyl, (C 6 -C 10 )heteroaryl (C 1 -C 24 )alkyl, (C 6 -C 10
- R 2 is (C 2 -C 24 )alkenyl
- any alkyl, alkenyl, alkynyl, cycloalkyl, aryl, or heteroaryl can optionally be substituted with one or more (e.g., 1, 2, 3, or 4) halo, trifluoromethyl, cyano, hydroxy, nitro, C( ⁇ O)OR 6 , wherein R 6 is hydrogen or (C 1 -C 24 )alkyl, or NR 7 R 8 , wherein R 7 and R 8 are each independently hydrogen or (C 1 -C 24 )alkyl; and
- any alkyl, alkenyl, or alkynyl of R 1 and R 3 is optionally interrupted with one or more (e.g., 1, 2, 3, or 4) oxo, thio, sulfonyl, or sulfinyl;
- the material can include an epoxide, a poly epoxide (homopolymer or copolymer), an acrylic acid, a polyacrylate, an imide, a polyimide, a polyolefin, a mixture thereof, and/or a copolymer thereof.
- the material can include a mixture of an epoxide, a polyepoxide, an acrylic acid, a polyacrylate, an imide, a polyolefin, and/or a polyimide.
- the material can include a copolymer formed from two or more epoxides (i.e., a copolymer), a polymer formed from one epoxide (i.e., a homopolymer), a polyacrylate, a polyolefin, and/or a polyimide.
- the material is a poly epoxide.
- the material is a mixture of (1) a poly epoxide and (2) a polyimide.
- the material is a copolymer of (1) a poly epoxide and (2) a polyimide.
- FIG. 2B is a cross-sectional view of another embodiment of an electronic package 225 according to the present invention.
- Electronic package 225 comprises a die 203 , a substrate 205 , one or more solder balls 207 for electronically coupling substrate 205 to board 208 , a die attach material 209 , and a molding compound 211 .
- Bonding wires 213 electrically couple a first surface 215 of die 203 to a first surface 217 of substrate 205 .
- Die attach material 209 attaches the die 203 to the first surface 217 of substrate 205 .
- the die attach material 209 includes materials described above with reference to FIG. 2A .
- Electronic package 225 which includes die attachment material 209 has the same excellent attachment characteristics as electronic package 201 shown in FIG. 2A .
- Electronic package 225 is less susceptible to cyclic strain, peeling, and cracking, than electronic package 125 (shown in FIG. 1B ).
- FIG. 3 is a graph 301 showing a simulated peeling stress curve 303 and a simulated maximum strain curve 305 versus the Young's modulus for a die attach material securing a die to a substrate according to the present invention.
- Peeling stress curve 303 and maximum strain curve 305 were generated using finite element analysis. Referring to FIG. 2B peeling stress is the stress at the interface between die attach material 209 and substrate 205 . In general, the probability of package failure increases as the peeling stress increases. As can be seen in graph 301 , the peeling stress curve 303 decreases rapidly as the Young's modulus increases from about 1 megapascal to about 4 megapascal.
- maximum strain is the strain experienced by die attach material 209 .
- the maximum strain curve 305 decreases rapidly as the Young's modulus increases from about 1 megapascal to about 4 megapascal. Data shown in graph 301 were generated using finite element analysis and can be extrapolated by those skilled in the art down to about 0.1 megapascals and out to about 20 megapascals (at a solder reflow temperature).
- FIG. 4 is a graph 401 showing a simulated peeling stress curve 403 and a simulated maximum strain curve 405 versus a coefficient of thermal expansion (CTE) for a die attach material securing a die to a substrate according to the present invention.
- Peeling stress curve 403 and maximum strain curve 405 were generated using finite element analysis. In general, the probability of package failure increases as the peeling stress increases and as the maximum strain increases. As can be seen in graph 401 , peeling stress curve 403 increases linearly as the CTE increases from about 100 ppm (parts per million)/° C. to about 500 ppm/° C.
- maximum strain curve 403 increases linearly as the CTE increases from about 100 ppm (parts per million)/° C. to about 500 ppm/° C. Therefore, the probability of package failure increases as the CTE increases from about 100 ppm (parts per million)/° C. to about 500 ppm (parts per million)/° C. Since the probability of package failure increases as the CTE increases, package reliability is increased by using a die attach material that has a low CTE. In one embodiment of the present invention, the ⁇ 2 for the die attach material is less than about 400 (four-hundred) ppm (parts per million)/° C.
- FIG. 5 is a block diagram of a computer system 500 according to the present invention.
- System 500 comprises processor 505 and memory board assembly 510 .
- Memory board assembly 510 comprises memory array 515 , address circuitry 520 , and read circuitry 530 , and is coupled to processor 505 by address bus 535 , data bus 540 , and control bus 545 .
- the processor 505 is packaged as die 203 in electronic package 201 , as shown in FIG. 2A .
- the memory array processor 505 is packaged as die 203 in electronic package 201 , as shown in FIG. 2B .
- the memory array 515 is packaged as die 203 in electronic package 201 , as shown in FIG. 2A .
- the memory array 515 is packaged as die 203 in electronic package 225 , as shown in FIG. 2B .
- Processor 505 through address bus 535 , data bus 540 , and control bus 545 communicates with memory board assembly 510 .
- address information, data information, and control information are provided to memory board assembly 510 through busses 535 , 540 , and 545 .
- This information is decoded by addressing circuitry 520 , including a row decoder and a column decoder, and read circuitry 530 .
- Successful completion of the read operation results in information from memory array 515 being communicated to processor 505 over data bus 540 .
- the electronic device package comprises a substrate, a die, and a material having a Young's modulus of between about 0.1 megapascals and about 20 megapascals (at a solder reflow temperature) for attaching the die to the substrate.
- a package utilizing a material having a Young's modulus of between about 0.1 megapascals and about 20 megapascals (at a solder reflow temperature) shows superior reliability when compared to an integrated circuit package utilizing a material having a Young's modulus of less than about 0.1 megapascal (at a solder reflow temperature).
- An electronic device package that includes a die attachment material that reduces peeling stress and strain in an electronic package.
- the present invention also provides, in an alternate embodiment, a method of fabricating an electronic package having high reliability.
- the method comprises mounting a die on a substrate, and securing the die to the substrate using a die attachment material having a Young's modulus of between about 0.1 megapascals and about 20 megapascals (at a solder reflow temperature) and reflowing the solder balls at a temperature of between about 200 degrees Centigrade and about 280 degrees Centigrade.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
An electronic device package comprises a substrate, a die, and a material having a Young's modulus of between about 0.1 megapascals and about 20 megapascals (at a solder reflow temperature) for attaching the die to the substrate. In one embodiment, the package utilizes a material having a Young's modulus of between about 0.1 megapascals and about 20 megapascals (at a solder reflow temperature) for attaching the die to the substrate. In an alternate embodiment, the package utilizes a material having a coefficient of thermal expansion α2 of less than about 400 (four-hundred) ppm (parts per million)/° C. for attaching the die to the substrate. In another alternate embodiment, the package utilizes a rigid material for attaching the die to the substrate.
Description
- This application is a Divisional of U.S. application Ser. No. 09/775,366, filed on Feb. 1, 2001, which is incorporated herein by reference.
- This invention relates to packaging, and more particularly to packaging electronic devices.
- Electronic devices, such as integrated circuit dice, are packaged using a variety of materials. For example, plastics, ceramics, and glasses are used as substrates and die carriers, while adhesives and polymers are used to attach dice to substrates or other die carriers. Each of the materials used to package electronic devices has a coefficient of thermal expansion that defines a rate of expansion for the material as the temperature of the material changes.
-
FIG. 1A is a cross-sectional view of a prior artelectronic package 101 including an adhesive having a low Young's modulus. Theelectronic package 101 includes asubstrate 103, one ormore solder balls 105, a die 107, adie attach material 109, amolding compound 111, and aboard 112. In this exemplary package,substrate 103 is fabricated from a ceramic,solder balls 105 are fabricated from a conductor, such as a lead-tin alloy, die 107 is fabricated from a semiconductor, such as silicon, germanium, or gallium arsenide, dieattachment material 109 is fabricated from a compliant material, such as an adhesive having a low Young's modulus,molding compound 111 is formed from an epoxide, andboard 112 is fabricated from a glass-epoxide. Thebond wires 114 electrically couple thedie 107 to abottom surface 116 of thesubstrate 103. -
FIG. 1B is a cross-sectional view of an alternative prior artelectronic package 125 including an adhesive having a low Young's modulus. Theelectronic package 125 includes asubstrate 103, one ormore solder balls 105, a die 107, adie attachment material 109, amolding compound 111, and aboard 112. In this exemplary package,substrate 103 is fabricated from a ceramic,solder balls 105 are fabricated from a conductor, such as a lead-tin alloy, die 107 is fabricated from a semiconductor, such as silicon, germanium, or gallium arsenide, dieattachment material 109 is fabricated from a compliant material, such as an adhesive having a low Young's modulus,molding compound 111 is formed from an epoxide, andboard 112 is fabricated from a glass-epoxide. Thebond wires 114 electrically couple thedie 107 to atop surface 127 of thesubstrate 103. - In the manufacture and assembly of electronic device packages, the devices and packages are often subject to temperature changes. For example, during the manufacture of
electronic packages 101 and 125 (shown inFIGS. 1A and 1B , respectively), aftersubstrate 103 is positioned onsolder balls 105 aboveboard 112, the temperature ofsolder balls 105 is increased, which causessolder balls 105 to flow and form an electrical connection betweensubstrate 103 andboard 112. The temperature change that causes the reflow ofsolder balls 105 also causes a temperature change in die 107,substrate 103, and dieattachment material 109. - Temperature changes can cause mechanical stresses in
packages packages substrate 103, and dieattachment material 109. Moisture induced stress is caused by the vaporization, at high temperatures, of moisture retained insubstrate 103 or dieattachment material 109. Either thermal mechanical stress or moisture induced stress can cause mechanical tolerances inpackage 101 to be exceeded, which results in package failure. Referring toFIGS. 1A and 1B , package failures include package cracking, as shown atcracks delamination point 122, deformation of die attachment material, as shown atdeformation point 124, and other failures. These failures can result in a reduction in device reliability and may cause total device failure. U.S. Pat. Nos. 5,679,977 and 5,852,326 teach that attaching a die to a substrate using a material having a low Young's modulus produces fewer package failures than attaching a die to a substrate using a material having a high Young's modulus, and that improved packaging reliability is obtained by selecting a die attachment material having a very low Young's modulus. In electronic package 125 (shown inFIG. 1B ) defects, such asdeformation 129, occur in thedie attachment material 109, anddeformation 129 of the dieattachment material 109 can result in dislocation of the die 107 and destruction of thebond wires 114. - Electronic packages, such as
electronic package 101 andelectronic package 125, are tested using a temperature cycle test. In a temperature cycle test, an electronic package, such aselectronic package 101 orelectronic package 125, is repeatedly heated and cooled. In one form of the temperature cycle test,electronic packages attachment material 109 from die 103 andsubstrate 107 and deformation of dieattachment material 109. Electronic packages that fail a “cyclic strain” test also often fail prematurely in the field. - For these and other reasons there is a need for the present invention.
-
FIG. 1A is a cross-sectional view of a prior art electronic package including an adhesive having a low Young's modulus; -
FIG. 1B is a cross-sectional view of an alternative prior art electronic package including an adhesive having a low Young's modulus; -
FIG. 2A is a cross-sectional view of one embodiment of an electronic package according to the present invention; -
FIG. 2B is a cross-sectional view of one embodiment of an alternative electronic package according to the present invention; -
FIG. 3 is a graph showing peeling stress and maximum strain versus the Young's modulus of a material securing a die to a substrate according to the present invention; -
FIG. 4 is a graph showing peeling stress and maximum strain versus the coefficient of thermal expansion for a material useful in securing a die to a substrate according to the present invention; and -
FIG. 5 is a block diagram of one embodiment of a computer system including a memory array comprising memory dice packaged according to the present invention. - In the following detailed description of the preferred embodiments, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific preferred embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical and electrical changes may be made without departing from the spirit and scope of the present inventions. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims.
-
FIG. 2A is cross-sectional view of one embodiment ofelectronic package 201 according to the present invention.Electronic package 201 comprises a die 203, asubstrate 205, one ormore solder balls 207 for electronicallycoupling substrate 205 toboard 208, adie attach material 209, and amolding compound 211. -
Electronic package 201 is not limited to packaging a particular type of electronic device or system.Electronic package 201 may be used to package any type of integrated circuit, device, or system including but not limited to computing circuits, communication circuits, and memory circuits. Therefore,electronic package 201 may function as an integrated circuit package, such as a logic circuit package, an analog circuit package, or a memory circuit package, or as an electronic system package, such as a computing system package or a communication system package. - Die 203 is typically fabricated from a semiconductor, such as silicon, germanium, or gallium arsenide. In one embodiment of the present invention, die 203 comprises one or more processor circuits, such as a reduced instruction set processor or a complex instruction set processor. In an alternate embodiment, die 203 comprises one or more communication circuits, such as a transmitter, receiver, or transceiver. In still another alternate embodiment, die 203 comprises one or more memory circuits or cells, such as dynamic random access memory circuits or cells, or static random access memory circuits or cells. Each of the circuits, cells, processors, communication devices or other complex systems fabricated on
die 203 is typically fabricated from passive and active devices, such as resistors, capacitors, inductors, transistors, and diodes. -
Substrate 205 provides a base for mountingdie 203. In the present invention,substrate 205 is not limited to a particular material or a particular structure.Substrate 205 may be fabricated from a flexible or inflexible material. Preferably,substrate 205 is fabricated from a chemically inert material that has a coefficient of thermal expansion that is close to the coefficient of thermal expansion ofdie 203. Exemplary embodiments of substrates suitable for use in connection with the present invention include single metal layer substrates or multi-metal layer substrates, such as printed circuit board (PCB) substrates, such as organic, glass fiber reinforced and ceramic substrates, and flexible substrates, such as polyimide tape substrates. Other exemplary embodiments of substrates suitable for use in connection with the present invention include multilayer substrates, such as multilayer BT epoxy substrates having signal, power, and ground layers. -
Board 208 provides a base for mountingsubstrate 205. In addition,board 208 can provide a base for mounting additional substrates (not shown).Board 208 is not limited to being fabricated from a particular material. Typically,board 208 is fabricated from an inert material that has a coefficient of thermal expansion about equal to the coefficient of thermal expansion ofsubstrate 205. In one embodiment,board 208 is fabricated from a ceramic. In an alternate embodiment,board 208 is fabricated from a glass-epoxide. In still another embodiment,board 208 is fabricated from FR-4. In another alternate embodiment,board 208 is fabricated from polyimide.Board 208 may include any number of conductive layers separated by a non-conductive material, such as a dielectric. In one embodiment,board 208 includes a single conductive layer formed on a dielectric base, such as a layer comprising copper or a copper alloy formed on FR-4. In an alternate embodiment,board 208 includes two or more conductive layers separated by a dielectric, such as layers comprising metal or metal alloys, such as copper alloys separated by polyimide. - The one or
more solder balls 207 are preferably fabricated from a conductive material. In one embodiment, the conductive material is a metal or metal alloy. Metals and metal alloys used in exemplary embodiments of the present invention include aluminum, copper, tin, gold, silver, lead, and alloys of aluminum, copper, tin, gold, silver, or lead. Each of the one ormore solder balls 207 has a solder reflow temperature. The solder reflow temperature is the temperature at which each of the one ormore solder balls 207 makes a sustainable electrical connection to pads (not shown) onsubstrate 205 and the electrical connection sites (not shown) onboard 208. A sustainable electrical connection is a connection for which small stresses and vibrations at the electrical connection do not interfere electrical conduction at the connection. In one embodiment of the present invention, the solder reflow temperature is between about 200 degrees Centigrade and 280 degrees Centigrade. - Die attach
material 209 provides a structure for mechanically securing die 203 tosubstrate 205. Preferably, die attachmaterial 209 maintains contact withdie 203 andsubstrate 205 during and after a solder reflow process, which in one embodiment occurs at between about 200 degrees Centigrade and about 280 degrees Centigrade, as described above. To maintain contact withdie 203, die attachmaterial 209 should not peel away from the surface ofsubstrate 205 and should not deform during the solder reflow process. As noted in the background section, U.S. Pat. Nos. 5,679,977 and 5,852,326 teach that a die attach material having a low Young's modulus provides a more reliable structure than a die attach material having a high Young's modulus. According to the present invention, a die attach material having a high Young's modulus provides a more reliable structure than a die attach material having a low Young's modulus. Preferably, die attachmaterial 209 has a Young's modulus of between about 0.1 megapascals and 20 megapascals at the solder reflow temperature ofsolder balls 207. In one embodiment of the present invention, die attachmaterial 209 has a Young's modulus of between about 0.1 megapascals and 20 megapascals at a solder reflow temperature of between about 200 degrees Centigrade and about 280 degrees Centigrade. In an alternate embodiment, die attachmaterial 209 has a low coefficient of thermal expansion. For example, in one embodiment, die attachmaterial 209 has α2 of less than about 400 (four-hundred) ppm (parts per million)/° C. α2 is defined as coefficient of thermal expansion at temperature above Tg, the glassy transition temperature. In still another alternate embodiment, die attachmaterial 209 is a rigid material, which is a material that is deficient or devoid of flexibility or a material that is not compliant. In still another alternate embodiment, die attachmaterial 209 is a non-compliant material having a Shore A hardness of more than about 70. In still another alternate embodiment, die attachmaterial 209 has a Shore D hardness of more than about 20. Hardness is measured with an instrument called a Durometer, which pushes a needle-like probe into a specimen to be tested. The farther the needle penetrates into the specimen the lower the Shore reading. The Shore A scale is typically used to measure the hardness of materials such as rubber. The Shore D scale is typically used to measure the hardness of materials such as plastics. However, materials having a Shore A measurement of above about 70 begin to have a hardness similar to plastics, which measure on the low end of the Shore D scale. - Die attach
material 209, as used in connection with the present invention, is not limited to a particular material. Any material that exhibits one of the properties described above is suitable for use in connection with the present invention. For example, any material that has a Young's modulus between about 0.1 megapascals and 20 megapascals (at a solder reflow temperature), or an α2 less than about 400 (four-hundred) ppm (parts per million)/° C., or that exhibits rigidity is suitable for use in connection with the present invention. Exemplary materials that are suitable for use in connection with the present invention include epoxides, poly epoxides, acrylates, polyacrylates, polyolefins, and polyimides. - As used herein, an “epoxide” is a cyclic organic compound having an oxygen atom bonded to two other atoms, preferably carbon. As used herein, an “Epoxy” is a diradical of an epoxide. Suitable epoxides are disclosed, e.g., in Concise Chemical and Technical Dictionary; 4th Ed.; Chemical Publishing Co., Inc., NY, N.Y. (1986); Aldrich Catalog Handbook of Fine Chemicals, Milwaukee, Wis. (1999); the disclosures of which are incorporated by reference herein.
-
- each of R1, R2, R3, and R4 is independently hydrogen, halo, trifluoromethyl, cyano, hydroxy, nitro, (C1-C24)alkyl, (C2-C24)alkenyl, (C2-C24)alkynyl, (C3-C8)cycloalkyl, (C1-C24)alkyl (C3-C8)cycloalkyl, (C6-C10)aryl, (C6-C10)heteroaryl, (C1-C24)alkyl (C6-C10)aryl, (C1-C24)alkyl (C6-C10)heteroaryl, (C6-C10)aryl (C1-C24)alkyl, (C6-C10)heteroaryl (C1-C24)alkyl, or (C3-C8)cycloalkyl (C1-C24)alkyl;
- wherein any alkyl, alkenyl, alkynyl, cycloalkyl, aryl, or heteroaryl can optionally be substituted with one or more (e.g., 1, 2, 3, or 4) halo, trifluoromethyl, cyano, hydroxy, nitro, C(═O)OR6, wherein R6 is hydrogen or (C1-C24)alkyl, or NR7R8, wherein each R7 and R8 are independently hydrogen or (C1-C24)alkyl; and
- wherein any alkyl, alkenyl, or alkynyl is optionally interrupted with one or more (e.g., 1, 2, 3, or 4) oxo, thio, sulfonyl, or sulfinyl;
- or a suitable salt thereof.
- In one specific embodiment of the present invention, the epoxide can be a polymer of one or more epoxides (i.e., two ore more epoxy monomers), referred to herein as a poly epoxide. As used herein, a poly epoxide is the polymerization product of one or more epoxides (i.e., two or more epoxy monomers). Those of skill in the art know the reaction conditions in which epoxides can be polymerized. See, e.g., J. March, Advanced Organic Chemistry, Reactions, Mechanisms and Structure, (2nd Ed.), McGraw Hill: New York, 1977; F. Carey and R. Sundberg, Advanced Organic Chemistry, Part B: Reactions and Synthesis, (2nd Ed.), Plenum: New York, 1977; and references cited therein; which are incorporated by reference herein. For example, the one or more epoxides can be polymerized under basic or acidic conditions.
- The polymerization of the one or more epoxides can include materials or compounds that will impart desirable properties to the poly epoxide or that will catalyze the polymerization process. For example, bisphenol A, bisphenol F, and/or CTBN can be employed in the polymerization process.
- The number of epoxy monomers in the poly epoxide can range from 2 to about 100,000; from 2 to about 25,000; or from 2 to about 10,000.
- The poly epoxide can be formed from one or more epoxides (i.e., the epoxy monomers can be the same or different). When the epoxide monomers are different, the resulting poly epoxide will be a copolymer. As used herein, a “copolymer” is a mixed polymer or heteropolymer formed when two or more unlike monomers (e.g., the epoxide monomers) are polymerized together. Concise Chemical and Technical Dictionary; 4th Ed.; Chemical Publishing Co., Inc., NY, N.Y. (1986), p. 336. In one embodiment of the present invention, each of the epoxy monomers are identical. In another embodiment of the present invention, all of the epoxy monomers are not identical (i.e., the epoxy polymer is an epoxy copolymer). In such an embodiment, the number of different epoxy monomers can be from 2 to about 1,000, from 2 to about 100, or from 2 to about 10.
- In one specific embodiment of the present invention, the epoxide can be a mixture of two or more poly epoxides, as defined above. The mixture can include 2 to about 100 poly epoxides, 2 to about 50 poly epoxides, or 2 to about 10 poly epoxides.
- As used herein, a “polyacrylate” is the polymeric material of one or more esters of alpha beta unsaturated carboxylic acids, e.g., acrylic esters. Suitable acrylic esters include, e.g., methyl acrylate, ethyl acrylate, methyl methacrylate, and ethyl methacrylate. Suitable polyacrylates and acrylic ester monomers are disclosed in, e.g., Concise Chemical and Technical Dictionary; 4th Ed.; Chemical Publishing Co., Inc., NY, N.Y. (1986); Aldrich Catalog Handbook of Fine Chemicals, Milwaukee, Wis. (1999); the disclosures of which are incorporated by reference herein.
- Those of skill in the art know the reaction conditions in which polyacrylate can be formed. See, e.g., J. March, Advanced Organic Chemistry, Reactions, Mechanisms and Structure, (2nd Ed.), McGraw Hill: New York, 1977; F. Carey and R. Sundberg, Advanced Organic Chemistry, Part B: Reactions and Synthesis, (2nd Ed.), Plenum: New York, 1977; and references cited therein; which are incorporated by reference herein.
- Regarding the polyacrylate, the individual esters of the alpha beta unsaturated carboxylic acids can be the same or can be different. In one embodiment of the present invention, each of the esters of the alpha beta unsaturated carboxylic acids are identical. In another embodiment of the present invention, all of the esters of the alpha beta unsaturated carboxylic acids are not identical (i.e., polyacrylate copolymer). In such an embodiment (i.e., polyacrylate copolymer), the number of different esters of alpha beta unsaturated carboxylic acids can be from 2 to about 1,000, from 2 to about 100, or from 2 to about 10.
- As used herein, a “polyimide” is a compound that includes two or more imide (C(═O)NHC(═O)) linkages. The polyimide can include a sequence of 2 to about 100,000 imide linkages, 2 to about 50,000 imide linkages, or 2 to about 10,000 imide linkages. The sequence may be linear or cyclic. Suitable polyimides are disclosed, e.g., in Aldrich Catalog Handbook of Fine Chemicals, Milwaukee, Wis. (1999); the disclosure of which is incorporated by reference herein.
- Those of skill in the art know the reaction conditions in which polyimide can be formed. See, e.g., J. March, Advanced Organic Chemistry, Reactions, Mechanisms and Structure, (2nd Ed.), McGraw Hill: New York, 1977; F. Carey and R. Sundberg, Advanced Organic Chemistry, Part B: Reactions and Synthesis, (2nd Ed.), Plenum: New York, 1977; and references cited therein; which are incorporated by reference herein.
-
- n is 2 to about 1,000;
- each R1, R2, and R3 is independently (C1-C24)alkyl, (C2-C24)alkenyl, (C1-C24)alkyl, (C3-C8)cycloalkyl, (C1-C24)alkyl (C3-C8)cycloalkyl, (C6-C10)aryl, (C6-C10)heteroaryl, (C1-C24)alkyl (C6-C10)aryl, (C1-C24)alkyl (C6-C10)heteroaryl, (C6-C10)aryl (C1-C24)alkyl, (C6-C10)heteroaryl (C1-C24)alkyl, or (C3-C8)cycloalkyl (C1-C24)alkyl;
- wherein any alkyl, alkenyl, alkynyl, cycloalkyl, aryl, or heteroaryl can optionally be substituted with one or more (e.g., 1, 2, 3, or 4) halo, trifluoromethyl, cyano, hydroxy, nitro, C(═O)OR6, wherein R6 is hydrogen or (C1-C24)alkyl, or NR7R8, wherein each R7 and R8 are independently hydrogen or (C1-C24)alkyl; and
- wherein any alkyl, alkenyl, or alkynyl is optionally interrupted with one or more (e.g., 1, 2, 3, or 4) oxo, thio, sulfonyl, or sulfinyl;
- or a suitable salt thereof.
- Regarding the polyimide, the individual imide monomers can be the same or can be different. In one embodiment of the present invention, each of the imide monomers are identical. In another embodiment of the present invention, all of the imide monomers are not identical (i.e., polyimide copolymer). In such an embodiment (i.e., polyimide copolymer), the number of different imide monomers can be from 2 to about 1,000, from 2 to about 100, or from 2 to about 10.
- As used herein, a “polyolefin” is a compound that includes two or more olefin units (i.e., alkene units). Exemplary olefin units include ethylene, propylene, and butylene. The polyolefin can include 2 to about 100,000; 2 to about 50,000; or 2 to about 10,000 olefin units. Additionally, each of the olefin units can be the same or can be different. Specifically, all of the olefin units can be the same. Alternatively, the number of different olefin units can be 2 to about 1,000; 2 to about 100; or 2 to about 10.
- Those of skill in the art know the reaction conditions in which polyolefins can be formed. See, e.g., J. March, Advanced Organic Chemistry, Reactions, Mechanisms and Structure, (2nd Ed.), McGraw Hill: New York, 1977; F. Carey and R. Sundberg, Advanced Organic Chemistry, Part B: Reactions and Synthesis, (2nd Ed.), Plenum: New York, 1977; and references cited therein; which are incorporated by reference herein.
- Suitable polyolefins are disclosed, e.g., in Aldrich Catalog Handbook of Fine Chemicals, Milwaukee, Wis. (1999); the disclosure of which is incorporated by reference herein.
-
- n is 2 to about 100,000;
- each R1 and R3 are each independently (C1-C24)alkyl, (C2-C24)alkenyl, (C2-C24)alkyl, (C3-C8)cycloalkyl, (C1-C24)alkyl (C3-C8)cycloalkyl, (C6-C10)aryl, (C6-C10)heteroaryl, (C1-C24)alkyl (C6-C10)aryl, (C1-C24)alkyl (C6-C10)heteroaryl, (C6-C10)aryl (C1-C24)alkyl, (C6-C10)heteroaryl (C1-C24)alkyl, or (C3-C8)cycloalkyl (C1-C24)alkyl;
- R2 is (C2-C24)alkenyl;
- wherein any alkyl, alkenyl, alkynyl, cycloalkyl, aryl, or heteroaryl can optionally be substituted with one or more (e.g., 1, 2, 3, or 4) halo, trifluoromethyl, cyano, hydroxy, nitro, C(═O)OR6, wherein R6 is hydrogen or (C1-C24)alkyl, or NR7R8, wherein R7 and R8 are each independently hydrogen or (C1-C24)alkyl; and
- wherein any alkyl, alkenyl, or alkynyl of R1 and R3 is optionally interrupted with one or more (e.g., 1, 2, 3, or 4) oxo, thio, sulfonyl, or sulfinyl;
- or a suitable salt thereof.
- The material can include an epoxide, a poly epoxide (homopolymer or copolymer), an acrylic acid, a polyacrylate, an imide, a polyimide, a polyolefin, a mixture thereof, and/or a copolymer thereof. For example, the material can include a mixture of an epoxide, a polyepoxide, an acrylic acid, a polyacrylate, an imide, a polyolefin, and/or a polyimide. Additionally, the material can include a copolymer formed from two or more epoxides (i.e., a copolymer), a polymer formed from one epoxide (i.e., a homopolymer), a polyacrylate, a polyolefin, and/or a polyimide. In one embodiment of the present invention, the material is a poly epoxide. In another embodiment of the present invention, the material is a mixture of (1) a poly epoxide and (2) a polyimide. In another embodiment of the present invention, the material is a copolymer of (1) a poly epoxide and (2) a polyimide.
-
FIG. 2B is a cross-sectional view of another embodiment of anelectronic package 225 according to the present invention.Electronic package 225 comprises adie 203, asubstrate 205, one ormore solder balls 207 for electronically couplingsubstrate 205 toboard 208, a die attachmaterial 209, and amolding compound 211.Bonding wires 213 electrically couple afirst surface 215 ofdie 203 to afirst surface 217 ofsubstrate 205. Die attachmaterial 209 attaches the die 203 to thefirst surface 217 ofsubstrate 205. The die attachmaterial 209 includes materials described above with reference toFIG. 2A .Electronic package 225 which includes dieattachment material 209 has the same excellent attachment characteristics aselectronic package 201 shown inFIG. 2A .Electronic package 225 is less susceptible to cyclic strain, peeling, and cracking, than electronic package 125 (shown inFIG. 1B ). -
FIG. 3 is agraph 301 showing a simulatedpeeling stress curve 303 and a simulatedmaximum strain curve 305 versus the Young's modulus for a die attach material securing a die to a substrate according to the present invention. Peelingstress curve 303 andmaximum strain curve 305 were generated using finite element analysis. Referring toFIG. 2B peeling stress is the stress at the interface between die attachmaterial 209 andsubstrate 205. In general, the probability of package failure increases as the peeling stress increases. As can be seen ingraph 301, the peelingstress curve 303 decreases rapidly as the Young's modulus increases from about 1 megapascal to about 4 megapascal. Therefore, the probability of package failure decreases as the Young's modulus increases from about 1 megapascal to about 4 megapascal. Again, referring toFIG. 2B , maximum strain is the strain experienced by die attachmaterial 209. As can be seen ingraph 301, themaximum strain curve 305 decreases rapidly as the Young's modulus increases from about 1 megapascal to about 4 megapascal. Data shown ingraph 301 were generated using finite element analysis and can be extrapolated by those skilled in the art down to about 0.1 megapascals and out to about 20 megapascals (at a solder reflow temperature). -
FIG. 4 is agraph 401 showing a simulatedpeeling stress curve 403 and a simulatedmaximum strain curve 405 versus a coefficient of thermal expansion (CTE) for a die attach material securing a die to a substrate according to the present invention. Peelingstress curve 403 andmaximum strain curve 405 were generated using finite element analysis. In general, the probability of package failure increases as the peeling stress increases and as the maximum strain increases. As can be seen ingraph 401, peelingstress curve 403 increases linearly as the CTE increases from about 100 ppm (parts per million)/° C. to about 500 ppm/° C. Also, as can be seen ingraph 401,maximum strain curve 403 increases linearly as the CTE increases from about 100 ppm (parts per million)/° C. to about 500 ppm/° C. Therefore, the probability of package failure increases as the CTE increases from about 100 ppm (parts per million)/° C. to about 500 ppm (parts per million)/° C. Since the probability of package failure increases as the CTE increases, package reliability is increased by using a die attach material that has a low CTE. In one embodiment of the present invention, the α2 for the die attach material is less than about 400 (four-hundred) ppm (parts per million)/° C. -
FIG. 5 is a block diagram of acomputer system 500 according to the present invention.System 500 comprisesprocessor 505 andmemory board assembly 510.Memory board assembly 510 comprisesmemory array 515,address circuitry 520, and readcircuitry 530, and is coupled toprocessor 505 byaddress bus 535,data bus 540, andcontrol bus 545. In one embodiment, theprocessor 505 is packaged asdie 203 inelectronic package 201, as shown inFIG. 2A . In another embodiment, thememory array processor 505 is packaged asdie 203 inelectronic package 201, as shown inFIG. 2B . In still another embodiment, thememory array 515 is packaged asdie 203 inelectronic package 201, as shown inFIG. 2A . In yet another embodiment, thememory array 515 is packaged asdie 203 inelectronic package 225, as shown inFIG. 2B .Processor 505, throughaddress bus 535,data bus 540, andcontrol bus 545 communicates withmemory board assembly 510. In a read operation initiated byprocessor 505, address information, data information, and control information are provided tomemory board assembly 510 throughbusses circuitry 520, including a row decoder and a column decoder, and readcircuitry 530. Successful completion of the read operation results in information frommemory array 515 being communicated toprocessor 505 overdata bus 540. - An electronic device package has been described. In one embodiment, the electronic device package comprises a substrate, a die, and a material having a Young's modulus of between about 0.1 megapascals and about 20 megapascals (at a solder reflow temperature) for attaching the die to the substrate. A package utilizing a material having a Young's modulus of between about 0.1 megapascals and about 20 megapascals (at a solder reflow temperature) shows superior reliability when compared to an integrated circuit package utilizing a material having a Young's modulus of less than about 0.1 megapascal (at a solder reflow temperature).
- The above mentioned problems with electronic device packages and other problems are addressed by the present invention and will be understood by reading and studying the present specification. An electronic device package is described that includes a die attachment material that reduces peeling stress and strain in an electronic package.
- The present invention also provides, in an alternate embodiment, a method of fabricating an electronic package having high reliability. The method comprises mounting a die on a substrate, and securing the die to the substrate using a die attachment material having a Young's modulus of between about 0.1 megapascals and about 20 megapascals (at a solder reflow temperature) and reflowing the solder balls at a temperature of between about 200 degrees Centigrade and about 280 degrees Centigrade.
- These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the present description, and in part will become apparent to those skilled in the art by reference to the present description and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended claims.
- Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof.
Claims (79)
1. An electronic system package comprising:
a circuit board;
a die; and
a material having a Young's modulus of between about 0.1 megapascals and about 20 megapascals at a solder reflow temperature of between about 200 degrees Centigrade and 280 degrees Centigrade, the material attaching the die to the circuit board.
2. The electronic system package of claim 1 , wherein the circuit board comprises a flexible circuit board.
3. The electronic system package of claim 1 , wherein the die comprises an integrated circuit fabricated on silicon.
4. The electronic system package of claim 1 , wherein the die comprises one or more memory circuits.
5. The electronic system package of claim 1 , wherein the die comprises one or more processor circuits.
6. The electronic system package of claim 1 , wherein the die comprises one or more logic circuits.
7. The electronic system package of claim 1 , wherein the die comprises one or more application specific integrated circuits.
8. The electronic system package of claim 1 , wherein the material comprises a poly epoxide formed from one epoxide.
9. The electronic system package of claim 1 , wherein the material comprises a poly epoxide formed from two or more epoxides.
10. The electronic system package of claim 1 , wherein the material comprises a polyacrylate.
11. The electronic system package of claim 1 , wherein the material comprises a polyolefin.
12. The electronic system package of claim 1 , wherein the material comprises a polyimide.
13. The electronic system package of claim 1 , wherein the material comprises a mixture of at least two of a poly epoxide, polyacrylate, polyimide, and polyolefin.
14. The electronic system package of claim 1 , wherein the material comprises a copolymer of at least two of a poly epoxide, a polyacrylate, polyimide, and polyolefin.
15. The electronic system package of claim 1 , wherein the material comprises a mixture of a poly epoxide and a polyimide.
16. The electronic system package of claim 1 , wherein the material comprises a copolymer of a poly epoxide and a polyimide.
17. The electronic system package of claim 1 , wherein the material has a Shore A hardness of greater than about 70.
18. The electronic system package of claim 1 , wherein the material has a Shore D hardness of greater than about 20.
19. An electronic system package, comprising:
a circuit board;
a die; and
a material having a coefficient of thermal expansion a2 of less than about 400 (four-hundred) ppm/° C. at a solder reflow temperature of about between about 200 degrees Centigrade and about 280 degrees Centigrade, the material attaching the die to the circuit board.
20. The electronic system package of claim 19 , wherein the circuit board comprises a multi-metal layer circuit board.
21. The electronic system package of claim 19 , wherein the die comprises gallium arsenide.
22. The electronic system package of claim 19 , wherein the material comprises one or more polyimides.
23. The electronic system package of claim 19 , wherein the die comprises one or more memory circuits.
24. The electronic system package of claim 19 , wherein the die comprises one or more processor circuits.
25. The electronic system package of claim 19 , wherein the die comprises one or more logic circuits.
26. The electronic system package of claim 19 , wherein the die comprises one or more application specific integrated circuits.
27. The electronic system package of claim 19 , wherein the material comprises a poly epoxide formed from one epoxide.
28. The electronic system package of claim 19 , wherein the material comprises a poly epoxide formed from two or more epoxides.
29. The electronic system package of claim 19 , wherein the material comprises a polyacrylate.
30. The electronic system package of claim 19 , wherein the material comprises a polyolefin.
31. The electronic system package of claim 19 , wherein the material comprises a polyimide.
32. The electronic system package of claim 19 , wherein the material comprises a mixture of at least two of a poly epoxide, polyacrylate, polyimide, and polyolefin.
33. The electronic system package of claim 19 , wherein the material comprises a copolymer of at least two of a poly epoxide, a polyacrylate, polyimide, and polyolefin.
34. The electronic system package of claim 19 , wherein the material comprises a mixture of a poly epoxide and a polyimide.
35. The electronic system package of claim 19 , wherein the material comprises a copolymer of a poly epoxide and a polyimide.
36. The electronic system package of claim 19 , wherein the material has a Shore A hardness of greater than about 70.
37. The electronic system package of claim 19 , wherein the material has a Shore D hardness of greater than about 20.
38. An electronic system package, comprising:
a circuit board;
a die; and
a rigid die attach material attaching the die to the substrate.
39. The electronic system package of claim 38 , wherein the circuit board comprises a multi-metal layer circuit board.
40. The electronic system package of claim 38 , wherein the die comprises germanium.
41. The electronic system package of claim 38 , wherein the die comprises one or more memory circuits.
42. The electronic system package of claim 38 , wherein the die comprises one or more processor circuits.
43. The electronic system package of claim 38 , wherein the die comprises one or more logic circuits.
44. The electronic system package of claim 38 , wherein the die comprises one or more application specific integrated circuits.
45. The electronic system package of claim 38 , wherein the rigid die attach material comprises a poly epoxide formed from one epoxide.
46. The electronic system package of claim 38 , wherein the rigid die attach material comprises a poly epoxide formed from two or more epoxides.
47. The electronic system package of claim 38 , wherein the rigid die attach material comprises a polyacrylate.
48. The electronic system package of claim 38 , wherein the rigid die attach material comprises a polyolefin.
49. The electronic system package of claim 38 , wherein the rigid die attach material comprises a polyimide.
50. The electronic system package of claim 38 , wherein the rigid die attach material comprises a mixture of at least two of a poly epoxide, polyacrylate, polyimide, and polyolefin.
51. The electronic system package of claim 3 8, wherein the rigid die attach material comprises a copolymer of at least two of a poly epoxide, a polyacrylate, polyimide, and polyolefin.
52. The electronic system package of claim 38 , wherein the rigid die attach material comprises a mixture of a poly epoxide and a polyimide.
53. The electronic system package of claim 38 , wherein the rigid die attach material comprises a copolymer of a poly epoxide and a polyimide.
54. The electronic system package of claim 38 , wherein the rigid die attach material has a Shore A hardness of greater than about 70.
55. The electronic system package of claim 38 , wherein the rigid die attach material has a Shore D hardness of greater than about 20.
56. An integrated circuit package, comprising:
a ceramic substrate;
a die; and
a material having a low coefficient of thermal expansion attaching the die to the substrate.
57. The integrated circuit package of claim 56 , wherein the ceramic substrate comprises a single layer ceramic substrate.
58. The integrated circuit package of claim 56 , wherein the die comprises a processor fabricated on a semiconductor.
59. The integrated circuit package of claim 56 , wherein the die comprises one or more memory circuits.
60. The integrated circuit package of claim 56 , wherein the die comprises one or more logic circuits.
61. The integrated circuit package of claim 56 , wherein the die comprises one or more application specific integrated circuits.
62. The integrated circuit package of claim 56 , wherein the material comprises one or more polyolefins.
63. The integrated circuit package of claim 56 , wherein the material has a Shore A hardness of greater than about 70.
64. The integrated circuit package of claim 56 , wherein the material has a Shore D hardness of greater than about 20.
65. The integrated circuit package of claim 56 , wherein the die includes a memory circuit.
66. The integrated circuit package of claim 65 , wherein the memory circuit comprises one or more memory cells.
67. The integrated circuit package of claim 65 , wherein the die includes a communication system package.
68. A method of packaging a die, the method comprising:
positioning a die on a substrate;
providing a die attach material having a Young's modulus of between about 0.1 megapascal and 20 megapascals, at a solder reflow temperature, to secure the die to the substrate; and
reflowing one or more solder balls in contact with the substrate and a board.
69. A method of packaging a die, the method comprising:
positioning a die on a substrate; and
providing a die attach material having a coefficient of thermal expansion of less than about 400 (four-hundred) to secure the die to the substrate.
70. An apparatus comprising:
a die;
a first substrate having a top surface that is attached to a bottom surface of the die with a die attach material having a Young's modulus of between about 0.1 megapascals and about 20 megapascals;
a second substrate having a top surface that is attached to the bottom surface of the die with the die attach material; and
a board having a top surface that is attached to a bottom surface of the first substrate with a first set of one or more solder balls and wherein the top surface of the board is attached to a bottom surface of the second substrate with a second set of one or more solder balls.
71. The apparatus of claim 70 , further comprising a molding compound to cover at least part of the first substrate, the second substrate, the die attach material and the die.
72. The apparatus of claim 70 , wherein the die comprises one or more memory circuits.
73. The apparatus of claim 70 , wherein the die comprises one or more processor circuits.
74. The apparatus of claim 70 , wherein the die attach material has a Young's modulus of between about 1 megapascals and about 4 megapascals.
75. An apparatus comprising:
a die;
a substrate having a top surface that is attached to a bottom surface of the die with a die attach material having a Young's modulus of between about 0.1 megapascals and about 20 megapascals, wherein the top surface of the substrate is electrically coupled to the top surface of the die using one or more bonding wires; and
a board having a top surface that is attached to a bottom surface of the substrate with one or more solder balls.
76. The apparatus of claim 75 , further comprising a molding compound to cover at least part of the substrate, the die attach material and the die.
77. The apparatus of claim 75 , wherein the die comprises one or more memory circuits.
78. The apparatus of claim 75 , wherein the die comprises one or more processor circuits.
79. The apparatus of claim 75 , wherein the die attach material has a Young's modulus of between about b 1 megapascals and about 4 megapascals.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/424,502 US20060220243A1 (en) | 2001-02-01 | 2006-06-15 | Electronic device package |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/775,366 US7122908B2 (en) | 2001-02-01 | 2001-02-01 | Electronic device package |
US11/424,502 US20060220243A1 (en) | 2001-02-01 | 2006-06-15 | Electronic device package |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/775,366 Division US7122908B2 (en) | 2001-02-01 | 2001-02-01 | Electronic device package |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060220243A1 true US20060220243A1 (en) | 2006-10-05 |
Family
ID=25104171
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/775,366 Expired - Fee Related US7122908B2 (en) | 2001-02-01 | 2001-02-01 | Electronic device package |
US11/424,502 Abandoned US20060220243A1 (en) | 2001-02-01 | 2006-06-15 | Electronic device package |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/775,366 Expired - Fee Related US7122908B2 (en) | 2001-02-01 | 2001-02-01 | Electronic device package |
Country Status (1)
Country | Link |
---|---|
US (2) | US7122908B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080085595A1 (en) * | 2006-09-28 | 2008-04-10 | Yonggang Li | Method of providing solder bumps on a substrate using localized heating |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6577018B1 (en) * | 2000-08-25 | 2003-06-10 | Micron Technology, Inc. | Integrated circuit device having reduced bow and method for making same |
SG102637A1 (en) * | 2001-09-10 | 2004-03-26 | Micron Technology Inc | Bow control in an electronic package |
US7262074B2 (en) * | 2002-07-08 | 2007-08-28 | Micron Technology, Inc. | Methods of fabricating underfilled, encapsulated semiconductor die assemblies |
TWI234252B (en) * | 2003-05-13 | 2005-06-11 | Siliconware Precision Industries Co Ltd | Flash-preventing window ball grid array semiconductor package and chip carrier and method for fabricating the same |
US8679674B2 (en) | 2005-03-25 | 2014-03-25 | Front Edge Technology, Inc. | Battery with protective packaging |
US7846579B2 (en) | 2005-03-25 | 2010-12-07 | Victor Krasnov | Thin film battery with protective packaging |
US20080308933A1 (en) * | 2007-06-14 | 2008-12-18 | Lionel Chien Hui Tay | Integrated circuit package system with different connection structures |
US20090136839A1 (en) * | 2007-11-28 | 2009-05-28 | Front Edge Technology, Inc. | Thin film battery comprising stacked battery cells and method |
KR20090069382A (en) * | 2007-12-26 | 2009-07-01 | 삼성전자주식회사 | Semiconductor package |
US8865340B2 (en) | 2011-10-20 | 2014-10-21 | Front Edge Technology Inc. | Thin film battery packaging formed by localized heating |
US9887429B2 (en) | 2011-12-21 | 2018-02-06 | Front Edge Technology Inc. | Laminated lithium battery |
US8864954B2 (en) | 2011-12-23 | 2014-10-21 | Front Edge Technology Inc. | Sputtering lithium-containing material with multiple targets |
US9077000B2 (en) | 2012-03-29 | 2015-07-07 | Front Edge Technology, Inc. | Thin film battery and localized heat treatment |
US9257695B2 (en) | 2012-03-29 | 2016-02-09 | Front Edge Technology, Inc. | Localized heat treatment of battery component films |
US9465049B2 (en) * | 2012-04-13 | 2016-10-11 | James B. Colvin | Apparatus and method for electronic sample preparation |
US9159964B2 (en) | 2012-09-25 | 2015-10-13 | Front Edge Technology, Inc. | Solid state battery having mismatched battery cells |
US8753724B2 (en) | 2012-09-26 | 2014-06-17 | Front Edge Technology Inc. | Plasma deposition on a partially formed battery through a mesh screen |
US9356320B2 (en) | 2012-10-15 | 2016-05-31 | Front Edge Technology Inc. | Lithium battery having low leakage anode |
US10008739B2 (en) | 2015-02-23 | 2018-06-26 | Front Edge Technology, Inc. | Solid-state lithium battery with electrolyte |
US10957886B2 (en) | 2018-03-14 | 2021-03-23 | Front Edge Technology, Inc. | Battery having multilayer protective casing |
Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US759874A (en) * | 1903-08-31 | 1904-05-17 | Orland C Fletcher | Shower-bath hose. |
US4734464A (en) * | 1985-03-01 | 1988-03-29 | M&T Chemicals Inc. | Method of preparing modified polyimides or poly(amide-tmides) |
US5001542A (en) * | 1988-12-05 | 1991-03-19 | Hitachi Chemical Company | Composition for circuit connection, method for connection using the same, and connected structure of semiconductor chips |
US5148266A (en) * | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies having interposer and flexible lead |
US5148265A (en) * | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies with fan-in leads |
US5550408A (en) * | 1992-11-18 | 1996-08-27 | Matsushita Electronics Corporation | Semiconductor device |
US5552637A (en) * | 1993-06-14 | 1996-09-03 | Kabushiki Kaisha Toshiba | Semiconductor device |
US5679977A (en) * | 1990-09-24 | 1997-10-21 | Tessera, Inc. | Semiconductor chip assemblies, methods of making same and components for same |
US5773877A (en) * | 1997-02-07 | 1998-06-30 | Ford Motor Company | Plastic encapsulated IC package and method of designing same |
US5852326A (en) * | 1990-09-24 | 1998-12-22 | Tessera, Inc. | Face-up semiconductor chip assembly |
US6049094A (en) * | 1998-05-21 | 2000-04-11 | National Semiconductor Corporation | Low stress package assembly for silicon-backed light valves |
US6049129A (en) * | 1997-12-19 | 2000-04-11 | Texas Instruments Incorporated | Chip size integrated circuit package |
US6057381A (en) * | 1998-07-02 | 2000-05-02 | National Starch And Chemical Investment Holding Corporation | Method of making an electronic component using reworkable underfill encapsulants |
US6144107A (en) * | 1998-03-26 | 2000-11-07 | Nec Corporation | Solid state pickup device excellent in heat-resistance and method of manufacturing the device |
US6225418B1 (en) * | 1998-10-06 | 2001-05-01 | Hitachi, Ltd. | Thermosetting resin composition |
US6265782B1 (en) * | 1996-10-08 | 2001-07-24 | Hitachi Chemical Co., Ltd. | Semiconductor device, semiconductor chip mounting substrate, methods of manufacturing the device and substrate, adhesive, and adhesive double coated film |
US6265784B1 (en) * | 1998-11-10 | 2001-07-24 | Hitachi, Ltd. | Resin sealed semiconductor device having improved arrangement for reducing thermal stress within the device |
US20010009780A1 (en) * | 1995-07-06 | 2001-07-26 | Shinji Takeda | Semiconductor device and process for fabrication thereof |
US6395124B1 (en) * | 1999-07-30 | 2002-05-28 | 3M Innovative Properties Company | Method of producing a laminated structure |
US6429372B1 (en) * | 1998-03-31 | 2002-08-06 | Kabushiki Kaisha Toshiba | Semiconductor device of surface mounting type and method for fabricating the same |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1995012895A1 (en) * | 1993-11-04 | 1995-05-11 | Nitto Denko Corporation | Process for producing semiconductor element and pressure-sensitive adhesive sheet for sticking wafer |
US5700581A (en) | 1996-06-26 | 1997-12-23 | International Business Machines Corporation | Solvent-free epoxy based adhesives for semiconductor chip attachment and process |
JP2000212518A (en) | 1999-01-26 | 2000-08-02 | Nitto Denko Corp | Heat bonding sheet |
-
2001
- 2001-02-01 US US09/775,366 patent/US7122908B2/en not_active Expired - Fee Related
-
2006
- 2006-06-15 US US11/424,502 patent/US20060220243A1/en not_active Abandoned
Patent Citations (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US759874A (en) * | 1903-08-31 | 1904-05-17 | Orland C Fletcher | Shower-bath hose. |
US4734464A (en) * | 1985-03-01 | 1988-03-29 | M&T Chemicals Inc. | Method of preparing modified polyimides or poly(amide-tmides) |
US5001542A (en) * | 1988-12-05 | 1991-03-19 | Hitachi Chemical Company | Composition for circuit connection, method for connection using the same, and connected structure of semiconductor chips |
US5148266A (en) * | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies having interposer and flexible lead |
US5148265A (en) * | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies with fan-in leads |
US5347159A (en) * | 1990-09-24 | 1994-09-13 | Tessera, Inc. | Semiconductor chip assemblies with face-up mounting and rear-surface connection to substrate |
US6133627A (en) * | 1990-09-24 | 2000-10-17 | Tessera, Inc. | Semiconductor chip package with center contacts |
US6465893B1 (en) * | 1990-09-24 | 2002-10-15 | Tessera, Inc. | Stacked chip assembly |
US5679977A (en) * | 1990-09-24 | 1997-10-21 | Tessera, Inc. | Semiconductor chip assemblies, methods of making same and components for same |
US5685885A (en) * | 1990-09-24 | 1997-11-11 | Tessera, Inc. | Wafer-scale techniques for fabrication of semiconductor chip assemblies |
US6433419B2 (en) * | 1990-09-24 | 2002-08-13 | Tessera, Inc. | Face-up semiconductor chip assemblies |
US5852326A (en) * | 1990-09-24 | 1998-12-22 | Tessera, Inc. | Face-up semiconductor chip assembly |
US5950304A (en) * | 1990-09-24 | 1999-09-14 | Tessera, Inc. | Methods of making semiconductor chip assemblies |
US5550408A (en) * | 1992-11-18 | 1996-08-27 | Matsushita Electronics Corporation | Semiconductor device |
US5552637A (en) * | 1993-06-14 | 1996-09-03 | Kabushiki Kaisha Toshiba | Semiconductor device |
US20010009780A1 (en) * | 1995-07-06 | 2001-07-26 | Shinji Takeda | Semiconductor device and process for fabrication thereof |
US6265782B1 (en) * | 1996-10-08 | 2001-07-24 | Hitachi Chemical Co., Ltd. | Semiconductor device, semiconductor chip mounting substrate, methods of manufacturing the device and substrate, adhesive, and adhesive double coated film |
US5773877A (en) * | 1997-02-07 | 1998-06-30 | Ford Motor Company | Plastic encapsulated IC package and method of designing same |
US6049129A (en) * | 1997-12-19 | 2000-04-11 | Texas Instruments Incorporated | Chip size integrated circuit package |
US6144107A (en) * | 1998-03-26 | 2000-11-07 | Nec Corporation | Solid state pickup device excellent in heat-resistance and method of manufacturing the device |
US6429372B1 (en) * | 1998-03-31 | 2002-08-06 | Kabushiki Kaisha Toshiba | Semiconductor device of surface mounting type and method for fabricating the same |
US6049094A (en) * | 1998-05-21 | 2000-04-11 | National Semiconductor Corporation | Low stress package assembly for silicon-backed light valves |
US6057381A (en) * | 1998-07-02 | 2000-05-02 | National Starch And Chemical Investment Holding Corporation | Method of making an electronic component using reworkable underfill encapsulants |
US6225418B1 (en) * | 1998-10-06 | 2001-05-01 | Hitachi, Ltd. | Thermosetting resin composition |
US6265784B1 (en) * | 1998-11-10 | 2001-07-24 | Hitachi, Ltd. | Resin sealed semiconductor device having improved arrangement for reducing thermal stress within the device |
US6395124B1 (en) * | 1999-07-30 | 2002-05-28 | 3M Innovative Properties Company | Method of producing a laminated structure |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080085595A1 (en) * | 2006-09-28 | 2008-04-10 | Yonggang Li | Method of providing solder bumps on a substrate using localized heating |
US7407878B2 (en) * | 2006-09-28 | 2008-08-05 | Intel Corporation | Method of providing solder bumps on a substrate using localized heating |
Also Published As
Publication number | Publication date |
---|---|
US20020100989A1 (en) | 2002-08-01 |
US7122908B2 (en) | 2006-10-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060220243A1 (en) | Electronic device package | |
WO2002061828A2 (en) | Electronic device package | |
US7084515B2 (en) | Electronic device package | |
US10068873B2 (en) | Method and apparatus for connecting packages onto printed circuit boards | |
KR0169820B1 (en) | Chip scale package with metal wiring substrate | |
KR100398714B1 (en) | Semiconductor Device and Its Mounting Structure | |
US6028365A (en) | Integrated circuit package and method of fabrication | |
US6982869B2 (en) | Folded interposer | |
US6710456B1 (en) | Composite interposer for BGA packages | |
US20030051909A1 (en) | Ball grid array attaching means having improved reliability and method of manufacturing same | |
US6652688B2 (en) | Process for producing semiconductor wafer with adhesive film | |
US20090310322A1 (en) | Semiconductor Package | |
JP2002270755A (en) | Semiconductor device | |
KR20080017162A (en) | Mounting structure of semiconductor device having soldering flux and under fill resin layer and method of mounting method of semiconductor device | |
EP1938382B1 (en) | High current semiconductor device system having low resistance and inductance | |
US20040157365A1 (en) | Method for packaging a multi-chip module of a semiconductor device | |
US6434817B1 (en) | Method for joining an integrated circuit | |
US20060103032A1 (en) | Die attach material for TBGA or flexible circuitry | |
US6965163B2 (en) | Substrate-less microelectronic package | |
KR100526624B1 (en) | Adhesive tape for semiconductor apparatus | |
Chang et al. | A novel design structure for WLCSP with high reliability, low cost, and ease of fabrication | |
JPH0864636A (en) | Electronic device assembly | |
US20080211080A1 (en) | Package structure to improve the reliability for WLP | |
EP4064331A1 (en) | Method for attaching a first connection partner to a second connection partner | |
US20240023346A1 (en) | Semiconductor package and method of manufacturing the semiconductor package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |