US20060131662A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- US20060131662A1 US20060131662A1 US11/258,034 US25803405A US2006131662A1 US 20060131662 A1 US20060131662 A1 US 20060131662A1 US 25803405 A US25803405 A US 25803405A US 2006131662 A1 US2006131662 A1 US 2006131662A1
- Authority
- US
- United States
- Prior art keywords
- channel transistor
- forming region
- transistor forming
- contact plugs
- stress
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 78
- 238000002955 isolation Methods 0.000 claims abstract description 28
- 239000000463 material Substances 0.000 claims description 74
- 230000004888 barrier function Effects 0.000 claims description 65
- 239000002184 metal Substances 0.000 claims description 65
- 229910052751 metal Inorganic materials 0.000 claims description 65
- 238000013461 design Methods 0.000 claims description 29
- 239000013256 coordination polymer Substances 0.000 description 80
- 230000003247 decreasing effect Effects 0.000 description 22
- 230000000694 effects Effects 0.000 description 15
- 238000011156 evaluation Methods 0.000 description 13
- 230000007423 decrease Effects 0.000 description 12
- 238000004088 simulation Methods 0.000 description 9
- 230000008859 change Effects 0.000 description 6
- 238000000034 method Methods 0.000 description 6
- 239000000758 substrate Substances 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 239000011229 interlayer Substances 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 238000000151 deposition Methods 0.000 description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 229910018999 CoSi2 Inorganic materials 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 235000012054 meals Nutrition 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823871—Complementary field-effect transistors, e.g. CMOS interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7845—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being a conductive material, e.g. silicided S/D or Gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to a semiconductor device (LSI) and, more specifically, to a semiconductor device having MISFET (metal insulator semiconductor field effect transistor).
- LSI semiconductor device
- MISFET metal insulator semiconductor field effect transistor
- a conventional semiconductor device will be described by referring to FIG. 15 .
- This semiconductor device is disclosed in Japanese Patent Unexamined Publication 2001-332706, for example.
- the threshold voltage or the drive current is controlled by adjusting at least one of isolation widths in the gate length direction of an element isolation part which includes (or surrounds) an active region where MISFET is formed.
- isolation width La of the element isolation part is relatively narrowed so as to increase an influence of the stress imposed upon a channel region of MISFET (Q 2 ). Thereby, change of the threshold voltage is made relatively significant. Further, isolation width Lb of the element isolation part is relatively widened so as to decrease an influence of the stress imposed upon a channel region of MISFET (Q 4 ). Thereby, change of the threshold voltage is made relatively insignificant.
- the main object of the present invention therefore is to improve the operating property of an n-channel transistor and p-channel transistor without increasing the area of the element.
- the present invention comprises the following structure.
- the semiconductor device comprises: an n-channel transistor forming region; a p-channel transistor forming region; contact plugs formed on both the n-channel transistor forming region and the p-channel transistor forming region; and an element isolation region which sections the n-channel transistor forming region and the p-channel transistor forming region.
- the stress which is generated in the n-channel transistor forming region due to the contact plugs thereof and the stress which is generated in the p-channel transistor forming region due to the contact plugs thereof differ from each other.
- the carrier mobility in the channel and extension regions is increased and the drive current property of the transistor is improved by reducing the compressive stress upon the channel and extension regions or by increasing the tensile stress thereupon.
- the carrier mobility in the p-channel transistor forming region is increased and the drive current property of the transistor is improved by increasing the compressive stress or by decreasing the tensile stress.
- the compressive stress is in inverse proportion to the drive current, and the tensile stress is in direct proportion to the drive current.
- the compressive stress is in direct proportion to the drive current, and the tensile stress is in inverse proportion to the drive current.
- the extent of the stress which is generated due to the contact plugs is made different between the n-channel transistor forming region and the p-channel transistor forming region. Thereby, the drive current property is improved in both the n-channel transistor forming region and p-channel transistor forming region.
- the direction of the compressive stress and the tensile stress to be applied it is preferable to be a direction that is in parallel to the channel.
- One of the forms provides a difference of the stress between both the n-channel and p-channel transistor forming regions by adjusting the number of contact plugs per unit area. This form pays attention to a character that the number of contact plugs is in direct proportion to the compressive stress and in inverse proportion to the tensile stress.
- the number of contact plugs may be reduced for decreasing the compressive stress.
- the number of contact plugs may be increased so as to increase the compressive stress.
- the number of the contact plugs per unit area of the n-channel transistor forming region is set relatively smaller with respect to that of a standard n-channel transistor, and the number of the contact plugs per unit area of the p-channel transistor forming region is set relatively larger with respect to that of a standard p-channel transistor.
- the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- the number of contact plugs may be increased so as to increase the tensile stress.
- the number of contact plugs may be reduced so as to decrease the tensile stress.
- the number of the contact plugs per unit area of the n-channel transistor forming region is set relatively larger with respect to that of the standard n-channel transistor, and the number of the contact plugs per unit area of the p-channel transistor forming region is set relatively smaller with respect to that of the standard p-channel transistor.
- the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- Another form provides a difference of the stress between both the n-channel and p-channel transistor forming regions by adjusting the shape of contact plugs.
- This form pays attention to a character that the diameter of the contact plugs is in direct proportion to the compressive stress and in inverse proportion to the tensile stress.
- the diameter of contact plugs may be reduced for decreasing the compressive stress.
- the diameter of the contact plugs may be increased so as to increase the compressive stress.
- the diameter of the contact plugs of the n-channel transistor forming region is set relatively smaller with respect to that of the standard n-channel transistor, and the diameter of the contact plugs of the p-channel transistor forming region is set relatively larger with respect to that of the standard p-channel transistor.
- the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- the diameter of the contact plugs may be increased so as to increase the tensile stress.
- the diameter of the contact plugs may be reduced so as to decrease the tensile stress.
- the diameter of the contact plugs of the n-channel transistor forming region is set relatively larger with respect to that of the standard n-channel transistor, and the diameter of the contact plugs of the p-channel transistor forming region is set relatively smaller with respect to that of the standard p-channel transistor.
- the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- the size of contact plugs may be reduced for decreasing the compressive stress.
- the size of the contact plugs may be increased so as to increase the compressive stress.
- the size of the contact plugs of the n-channel transistor forming region is set to be the minimum size that is defined by a design rule. Further, when comparing the dimensions thereof along direction of channel orientation of the contact plugs of both the n-channel transistor and the p-channel transistor, the contact plugs of the p-channel transistor forming region are relatively set larger with respect to the contact plugs of the n-channel transistor forming region.
- the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- the size of the contact plugs may be increased so as to increase the tensile stress.
- the size of the contact plugs may be reduced so as to decrease the tensile stress.
- the size of the contact plugs of the n-channel transistor forming region is set to be the minimum size that is defined by the design rule. Further, when comparing the dimensions thereof along direction of channel orientation of the contact plugs of both the n-channel transistor forming region and the p-channel transistor forming region, the contact plugs of the n-channel transistor forming region are relatively set larger with respect to the contact plugs of the p-channel transistor forming region.
- the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- This form pays attention to a character that the size of the contact plugs is in direct proportion to the compressive stress and in inverse proportion to the tensile stress.
- this form is the same as the above-described form, however, the specific structure is different from that of the above-described form.
- the size of the contact plugs of the n-channel transistor forming region is set to be the minimum size that is defined by the design rule. Further, when comparing the dimensions thereof along the longitudinal direction of the gate electrode of the contact plugs of both channel transistor forming regions, the contact plugs of the p-channel transistor forming region are relatively set larger with respect to the contact plugs of the n-channel transistor forming region.
- the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- the size of the contact plugs of the n-channel transistor forming region is set to be the minimum size that is defined by the design rule. Further, when comparing the dimensions thereof along the longitudinal direction of the gate electrode of the contact plugs of both channel transistor forming regions, the contact plugs of the n-channel transistor forming region are relatively set larger with respect to the contact plugs of the p-channel transistor forming region.
- the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- a material with tensile strength is selectively used as the forming material for the contact plugs of the n-channel transistor forming region, and a material with compressive stress (for example, W, Ti, Ta, Co, CoSi 2 , etc) is selectively used as the forming material for the contact plugs of the p-channel transistor forming region.
- a material with compressive stress for example, W, Ti, Ta, Co, CoSi 2 , etc
- the tensile stress for the channel and extension regions is increased.
- the carrier mobility in the channel and extension regions is increased.
- the compressive stress is increased thus increasing the carrier mobility.
- the barrier metal is a structure which is widely used in a semiconductor device for improving the adhesiveness between the contact plugs and the substrate.
- a material with tensile stress is selectively used for the barrier metal of the n-channel transistor forming region, and a material with compressive stress (for example, Ti, Ta, etc) is selectively used for the barrier metal of the p-channel transistor forming region.
- the tensile stress in the n-channel transistor forming region is increased due to the barrier metal having the tensile stress.
- the compressive stress in the p-channel transistor forming region is increased due to the barrier metal having the compressive stress.
- the carrier mobility is increased in each of the transistor forming regions. Thereby, the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- the forming material of the barrier metal is a material with compressive stress.
- the film thickness of the barrier metal in the n-channel transistor forming region is set relatively thinner with respect to that of the standard n-channel transistor, and the film thickness of the barrier metal in the p-channel transistor forming region is set relatively thicker with respect to that of the standard p-channel transistor.
- the compressive stress in the n-channel transistor forming region is decreased by reducing the film thickness of the barrier metal. Further, the compressive stress in the p-channel transistor forming region is increased by increasing the film thickness of the barrier metal. Thereby, the carrier mobility is increased in each of the transistor forming regions so that the drive current property can be improved.
- the forming material of the barrier metal is a material with tensile stress.
- the film thickness of the barrier metal in the n-channel transistor forming region is set relatively thicker with respect to that of the standard n-channel transistor, and the film thickness of the barrier metal in the p-channel transistor forming region is set relatively thinner with respect to that of the standard p-channel transistor.
- the tensile stress in the n-channel transistor forming region is increased by reducing the film thickness of the barrier metal. Further, the tensile stress in the p-channel transistor forming region is decreased by reducing the film thickness of the barrier metal. Thereby, the carrier mobility is increased in each of the transistor forming regions so that the drive current property can be improved.
- the forming material of the contact plugs is a material with compressive stress.
- the height of the barrier metal of the n-channel transistor forming region is set relatively smaller with respect to that of the standard n-channel transistor, and the height of the barrier metal of the p-channel transistor forming region is -set relatively larger with respect to that of the standard p-channel transistor.
- the compressive stress in the n-channel transistor forming region is decreased by decreasing the height of the barrier metal. Further, the compressive stress in the p-channel transistor forming region is increased by increasing the height of the barrier metal. Thereby, the carrier mobility is increased in each of the transistor forming regions so that the drive current property can be improved.
- the forming material of the contact plugs is a material with tensile stress.
- the height of the barrier metal of the n-channel transistor forming region is set relatively larger with respect to that of the standard n-channel transistor, and the height of the barrier metal of the p-channel transistor forming region is set relatively smaller with respect to that of the standard n-channel transistor.
- the tensile stress in the n-channel transistor forming region is increased by increasing the height of the barrier metal. Further, the tensile stress in the p-channel transistor forming region is decreased by decreasing the height of the barrier metal. Thereby, the carrier mobility is increased in each of the transistor forming regions so that the drive current property can be improved.
- the forming material of the contact plugs is a material with compressive stress.
- the isolated distance between the contact plugs of the n-channel transistor forming region and the gate electrode is set relatively smaller with respect to that of the standard n-channel transistor, and the isolated distance between the contact plugs of the p-channel transistor forming region and the gate electrode is set relatively narrower with respect to that of the standard p-channel transistor.
- the isolated distance between the contact plugs of the n-channel transistor forming region and the gate electrode is set to be the widest distance that is defined by the design rule. Further, the isolated distance between the contact plugs of the p-channel transistor forming region and the gate electrode is set to be the narrowest distance that is defined by the design rule.
- the compressive stress in the n-channel transistor forming region is decreased by setting the isolated distance between the contact plugs and the gate electrode to be the widest distance that is defined by the design rule. Furthermore, the compressive stress in the p-channel transistor forming region is increased by setting the isolated distance between the contact plugs and the gate electrode to be the narrowest distance that is defined by the design rule. Thereby, the carrier mobility is increased in each of the transistor forming regions so that the drive current property can be improved.
- the forming material of the contact plugs is a material with tensile stress.
- the isolated distance between the contact plugs of the n-channel transistor forming region and the gate electrode is set relatively smaller with respect to that of the standard n-channel transistor. Further, the isolated distance between the contact plugs of the p-channel transistor forming region and the gate electrode is set relatively wider with respect to that of the standard n-channel transistor.
- the isolated distance between the contact plugs of the n-channel transistor forming region and the gate electrode is set to be the narrowest distance that is defined by the design rule, and the isolated distance between the contact plugs of the p-channel transistor forming region and the gate electrode is set to be the widest distance that is defined by the design rule.
- the tensile stress in the n-channel transistor forming region is increased by setting the isolated distance between the contact plugs and the gate electrode to be the narrowest distance that is defined by the design rule. Furthermore, the tensile stress in the p-channel transistor forming region is decreased by setting the isolated distance between the contact plugs and the gate electrode to be the widest distance that is defined by the design rule. Thereby, the carrier mobility is, increased in each of the transistor forming regions so that the drive current property can be improved.
- the present invention it is possible to improve the drive current property in both the n-channel transistor forming region and the p-channel transistor forming region without changing the dimensions of each active region and element isolation region by providing a difference between the stress in the n-channel transistor forming region and the stress in the p-channel transistor forming region, each of which is generated due to the contact plugs thereof.
- the present invention is effective for a semiconductor device and the like in which the operating property of MISFET can be improved.
- FIG. 1A is a schematic plan view of a semiconductor device according to embodiments of the present invention.
- FIG. 1B is a fragmentary enlarged plan view of the semiconductor device according to the embodiments of the present invention.
- FIG. 2 is a plan view of a typical complementary MISFET (CMOS), which is an enlarged view of a part of region shown in FIG. 1B ;
- CMOS complementary MOSFET
- FIG. 3 is a cross section of MISFET which is evaluated by performing stress simulation for describing the principle of the present invention
- FIG. 4 is a graph for showing the evaluation-point dependability of the stress generated by the contact plugs, which is the evaluation result of the simulation of FIG. 3 ;
- FIG. 5 is a graph for showing the evaluation result of the simulation of FIG. 3 , i.e., the dependability of the stress that is generated by the contact plugs right under the sidewall and right under the gate electrode on the internal stress of the contact plugs;
- FIG. 6 is a graph for describing information of the present invention other than that shown in FIG. 3 , which shows the dependability of the stress that is generated by the contact plugs on the distance between the contact plugs and the sidewall;
- FIG. 7A is an enlarged plan view of a semiconductor device according to a first embodiment of the present invention.
- FIG. 7B is a cross section of the semiconductor device according to the first embodiment of the present invention.
- FIG. 8A is an enlarged plan view of a semiconductor device according to a second embodiment of the present invention.
- FIG. 8B is a cross section of the semiconductor device according to the second embodiment of the present invention.
- FIG. 9A is an enlarged plan view of a semiconductor device according to a third embodiment of the present invention.
- FIG. 9B is a cross section of the semiconductor device according to the third embodiment of the present invention.
- FIG. 10A is an enlarged plan view of a semiconductor device according to a fourth embodiment of the present invention.
- FIG. 10B is a cross section of the semiconductor device according to the fourth embodiment of the present invention.
- FIG. 11A is an enlarged plan view of a semiconductor device according to a fifth embodiment of the present invention.
- FIG. 11B is a cross section of the semiconductor device according to the fifth embodiment of the present invention.
- FIG. 12A is an enlarged plan view of a semiconductor device according to a sixth embodiment of the present invention.
- FIG. 12B is a cross section of the semiconductor device according to the sixth embodiment of the present invention.
- FIG. 12 c is an enlarged cross section of the semiconductor device according to the sixth embodiment of the present invention.
- FIG. 13A is an enlarged plan view of a semiconductor device according to a seventh embodiment of the present invention.
- FIG. 13B is a cross section of the semiconductor device according to the seventh embodiment of the present invention.
- FIG. 14A is an enlarged plan view of a semiconductor device according to an eighth embodiment of the present invention.
- FIG. 14B is a cross section of the semiconductor device according to the eighth embodiment of the present invention.
- FIG. 15 is an enlarged plan view of a conventional semiconductor device including an active region, an element isolation region, and a gate electrode.
- FIG. 1A shows a schematic plan structure of a semiconductor device according to the embodiments of the present invention.
- a semiconductor device 1 of a first embodiment is formed on a semiconductor substrate 10 made of silicon, for example.
- the semiconductor device 1 comprises an encoder part 11 having MPEG (motion picture experts group) encoding function, a ROM part 12 having ROM (read only memory) function, a memory part 13 , and an I/O part 14 which manages input and output (I/O) to/from outside.
- MPEG motion picture experts group
- FIG. 1B shows an enlarged view of arbitrary area 13 in the ROM section 12 shown in FIG. 1A .
- a region 12 a is sectioned into an element isolation (shallow trench isolation: STI) region 20 .
- Reference numeral 21 is a dummy active region and 22 is a part of peripheral circuit.
- FIG. 2 is an enlarged view of the region 22 shown in FIG. 1B .
- n-channel transistor Qn and p-channel transistor Qp which are sectioned in the element isolation region 22 are disposed.
- Each transistor has active regions A, a gate electrode G, sidewalls SW, and contact plugs CP.
- one of the factors which change the operating property of the n-channel transistor Qn and the p-channel transistor Qp is considered to be caused by an influence of the stress imposed upon each active region A from each contact plug CP.
- the stress upon each active region A imposed from the contact plugs CP changes depending on the number of contact plugs CP, the shape, the material, the isolated space between the sidewall SW and the contact plug CP, and the process condition.
- the present invention pays attention to changes in the stress caused by the number of contact plugs CP, the shape, the material, the isolated space between the sidewall SW and the contact plug CP, but not changes in the stress by the process condition.
- FIG. 3 shows the cross sectional structure by which the simulation evaluation was carried out, and the result of the stress evaluation thereof.
- Evaluation was carried out on assumption that a polysilicon gate electrode with the gate length of 70 nm was formed on a silicon substrate Su, and a transistor was formed with SiN sidewall SW, an interlayer film SP, contact plugs CP, and an SiN etch-stop film ES.
- Reference numerals P 1 , P 2 , P 3 show typical stress evaluation points and, respectively, P 1 is a point right under the contact plug, P 2 is a point right under the sidewall, and P 3 is a point right under the gate electrode. Further, d shows an isolated distance between the contact plug CP and the sidewall SW.
- the isolated distance d in the present invention it is substantially appropriate to define it as the isolated distance between the contact plug CP and the gate electrode G.
- the isolated distance between the contact plug CP and the gate electrode G instead of the isolated distance between the contact plug CP and the gate electrode G, the isolated distance between the contact plug CP and the sidewall SW, which is equivalent to the isolated distance between the contact plug CP and the gate electrode G, is used for measurement as the substantial isolated distance between the contact plug CP and the gate electrode G.
- FIG. 4 shows the result of evaluation on the stress at the depth of about 5 nm from the top surface of the silicon substrate Su by simulation.
- FIG. 5 shows how the stress caused by the contact plugs CP changes by the internal stress of the contact plugs CP.
- FIG. 5 shows the evaluation result of the stress simulation at the point P 2 right under the sidewall and the point P 3 right under the gate electrode when the internal stress of the contact plug CP was changed from ⁇ 1 GPa, 0 GPa, and +1 GPa.
- FIG. 6 shows the result of the evaluation by simulation performed on the stress change caused by the isolated distance d between the contact plug CP and the sidewall SW.
- FIG. 6 shows the result of simulation which was performed on assumption that the internal stress was 0 GPa.
- the stress at the point P 2 right under the sidewall changes about 140 MPa at the most
- the stress at the point P 3 right under the gate electrode changes about 85 MPa at the most.
- the shorter the isolated distance d becomes the larger the influence of the stress caused by the contact plug CP becomes.
- the compressive stress at the points P 2 and P 3 increases.
- the longer the isolated distance d becomes the larger the influence of the stress caused by the SiN etch-step film ES becomes.
- the comparative target of stress increase and/or decrease is the peripheral circuit shown in FIG. 2 .
- the structures will be described on assumption that the stress applied on the active region due to the contact plugs is the compressive stress, and the distance from the center of the contact plug to the center of the gate electrode is constant.
- FIG. 7A is an enlarged plan view of an n-channel transistor and a p-channel transistor of a semiconductor device according to the first embodiment of the present invention, which include, respectively, active regions, an element isolation region, a gate electrode, sidewalls, and contact plugs.
- FIG. 7B is across section of the n-channel transistor and the p-channel transistor, which is taken along the center of the contact plug at a region corresponding to FIG. 7A and is in parallel to the channel direction.
- the operating property of the transistor is determined under the state where stress is applied on extension regions En, Ep and channel regions Cn, Cp from the element isolation region IS, Gate electrode G, sidewalls SW, contact plugs CP, and the interlayer film SP. Therefore, in accordance with the ongoing micronization, a method for improving the transistor property by utilizing the above-described stress has drawn an attention.
- the drive current increases when the tensile stress is applied on the extension region En and the channel region Cn on the n-channel transistor Qn side, and the drive current increases when the tensile stress is applied on the extension region Ep and the channel region Cp on the n-channel transistor Qp side.
- the number of the contact plugs CP of the n-channel transistor Qn is relatively decreased with respect to that of the standard n-channel transistor shown in FIG. 2 .
- the stress range S where the compressive stress is applied the range where the drive current decreases becomes narrowed. Therefore, the drive current of the n-channel transistor Qn according to the first embodiment is increased compared to that of the standard n-channel transistor.
- the number of the contact plugs CP of the p-channel transistor Qp is relatively increased with respect to that of the standard p-channel transistor shown in FIG. 2 so as to widen a range S where the contact plug CP gives an influence of the compressive stress on the extension region En and the channel region Cn.
- the range S where the compressive stress is applied the range where the drive current increases becomes widened. Therefore, the drive current of the p-channel transistor Qp according to this embodiment is increased compared to that of the standard p-channel transistor.
- the drive current of both the n-channel transistor Qn and the p-channel transistor Qp can be increased without changing the dimensions of the active region A and the element isolation region IS.
- the contact plugs CP of the n-channel transistor forming region Qn and the contact plugs CP of the p-channel transistor forming region Qp are formed with a material with tensile stress, they may be constituted as follows. That is, the number of the contact plugs per unit area of the n-channel transistor Qn is relatively increased with respect to the number of the contact plugs per unit area of the standard n-channel transistor shown in FIG. 2 . Furthermore, the number of the contact plugs per unit area of the p-channel transistor Qp is relatively decreased with respect to the number of the contact plugs per unit area of the standard p-channel transistor shown in FIG. 2 . With this, the effect which is similar to the above-described effect can be achieved.
- FIG. 8A is an enlarged plan view of a semiconductor device according to the second embodiment of the present invention.
- FIG. 8B is the cross section thereof.
- the operating property of the transistor is determined under the state where stress is applied on extension regions En, Ep and channel regions Cn, Cp from the element isolation region IS, gate electrode G, sidewalls SW, contact plugs CP, and the interlayer film SP.
- the diameter of the contact plug CP of the n-channel transistor Qn is relatively decreased with respect to that of the standard n-channel transistor. This decreases the compressive stress on the extension region En and the channel region Cn applied by the contact plugs CP. By decreasing the compressive stress upon the extension region En and the channel region Cn, the drive current of the n-channel transistor Qn according to the embodiment is increased compared to that of the standard n-channel transistor.
- the diameter of the contact plug CP of the p-channel transistor Qp is relatively increased with respect to that of the standard p-channel transistor. This increases the compressive stress on the extension region Ep and the channel region Cp applied by the contact plugs CP. By increasing the compressive stress upon the extension region Ep and the channel region Cp, the drive current of the p-channel transistor Qp according to the second embodiment is increased compared to that of the standard p-channel transistor.
- the drive current of both the n-channel transistor Qn and the p-channel transistor Qp can be increased without changing the dimensions of the active region A and the element isolation region IS.
- the stress applied on the active region by the contact plugs is the tensile stress
- they may be formed as follows. That is, the diameter of the contact plug CP of the n-channel transistor Qn is relatively increased with respect to that of the standard n-channel transistor shown in FIG. 2 , and the diameter of the contact plug CP of the p-channel transistor Qp is relatively decreased with respect to that of the standard p-channel transistor shown in FIG. 2 . With this, the effect which is similar to the above-described effect can be achieved.
- FIG. 9A is an enlarged view of a semiconductor device according to the third embodiment of the present invention.
- FIG. 9B is the cross section thereof.
- the size of the contact plug CP of the n-channel transistor Qn is set to have the minimum dimension that is defined by the design rule. With this, the compressive stress applied to the extension region En and the channel region Cn by the contact plugs CP becomes the minimum value. Since the compressive stress upon the extension region En and the channel region Cn becomes the minimum, decrease of the drive current in the n-channel transistor Qn becomes the minimum.
- the dimension of the contact plug CP of the p-channel transistor Qp is relatively increased (set longer) with respect to that of the contact plug CP of the n-channel transistor Qn.
- the compressive stress applied to the extension region Ep and the channel region Cp by the contact plugs CP is increased. Since the compressive stress applied to the extension region Ep and the channel region Cp increases, the drive current of the p-channel transistor Qp according to the third embodiment is increased compared to that of the standard p-channel transistor.
- the third embodiment it enables to suppress the deterioration of the drive current of the n-channel transistor Qn and to increase the drive current of the p-channel transistor Qp without changing the dimensions of the active region A and the element isolation region IS.
- the stress applied on the active region by the contact plugs is the tensile stress
- they may be formed as follows. That is, the size of the contact plug CP of the n-channel transistor Qn is set to have the minimum dimension that is defined by the design rule. Further, comparing the dimensions of the contact plugs CP of both channel transistors Qn and Qp along the direction of the channel orientation, the dimension of the contact plug CP of the p-channel transistor Qp is relatively increased with respect to that of the contact plug CP of the n-channel transistor Qn. With this, the effect which is similar to the above-described effect can be achieved.
- FIG. 10A is an enlarged plan view of a semiconductor device according to the fourth embodiment.
- FIG. 10B is the cross section thereof.
- the size of the contact plug CP of the n-channel transistor Qn is set to have the minimum dimension that is defined by the design rule. With this, the compressive stress applied to the extension region En and the channel region Cn by the contact plugs CP becomes the minimum value. Since the compressive stress upon the extension region En and the channel region Cn becomes the minimum, decrease of the drive current in the n-channel transistor Qn becomes the minimum.
- the dimension of the contact plug CP of the p-channel transistor Qp is relatively increased (set longer).
- the fourth embodiment it enables to suppress the deterioration of the drive current of the n-channel transistor Qn and to increase the drive current of the p-channel transistor Qp without changing the dimensions of the active region A and the element isolation region IS.
- the stress applied on the active region by the contact plug is the tensile stress.
- they may be formed as follows. That is, the size of the contact plug CP of the p-channel transistor Qp is set to have the minimum dimension that is defined by the design rule. Further, comparing the dimensions of the contact plugs CP of both channel transistors Qn and Qp along the longitudinal direction of the gate electrode G, the dimension of the contact plug CP of the n-channel transistor Qn is relatively increased with respect to that of the contact plug CP of the p-channel transistor forming region Qp. With this, the effect which is similar to the above-described effect can be achieved.
- FIG. 11A is an enlarged plan view of a semiconductor device according to the fifth embodiment.
- FIG. 11B is the cross section thereof.
- the contact plugs CP of the n-channel transistor Qn are formed with a material with tensile stress, e.g., TiN, Poly-Si. With this, it enables to apply tensile stress to the extension region En and the channel region Cn through the contact plugs CP. Since the tensile stress is applied to the extension region En and the channel region Cn, the drive current in the n-channel transistor Qn is increased.
- a material with tensile stress e.g., TiN, Poly-Si.
- the contact plugs CP of the p-channel transistor Qp are formed with a material with compressive stress, e.g., W, Ti, Ta. With this, it enables to apply compressive stress to the extension region Ep and the channel region Cp through the contact plugs CP. Since the compressive stress is applied to the extension region Ep and the channel region Cp, the drive current in the p-channel transistor Qp is increased.
- the drive current of both the n-channel transistor Qn and the p-channel transistor Qp can be increased without changing the dimensions of the active region A and the element isolation region IS.
- FIG. 12A is an enlarged plan view of a semiconductor device according to the sixth embodiment
- FIG. 12B is the cross section thereof
- FIG. 12C is an enlarged view of the bottom part of the contact plug shown in FIG. 12B .
- the sixth embodiment pays attention the stress of barrier metal BM which is used for improving the adhesiveness between the contact plug CP and the active region A.
- This embodiment utilizes changes of the stress caused by the forming material, thickness, and forming condition of the barrier metal BM for changing the stress to be applied to the extension region E and the channel region C. Thereby, the effect similar to that of the fifth embodiment can be achieved.
- the barrier metal BM is a structure which is widely used in a semiconductor device for improving the adhesiveness between the contact plug CP and the semiconductor substrate 10 .
- the barrier metal BM of the n-channel transistor Qn is formed with a material with tensile stress, e.g., TiN. With this, it enables to apply tensile stress to the extension region E and the channel region C. Since the tensile stress is applied to the extension region E and the channel region C, the drive current in the n-channel transistor Qn is increased.
- the barrier metal BM of the p-channel transistor Qp is formed with a material with compressive stress, e.g., W, Ti, Ta. With this, it enables to apply compressive stress to the extension region E and the channel region C. Since the compressive stress is applied to the extension region E and the channel region C, the drive current in the p-channel transistor Qp is increased.
- the drive current of both the n-channel transistor Qn and the p-channel transistor Qp can be increased without changing the dimensions of the active region A and the element isolation region IS.
- the barrier meal BM is made of a material with the compressive stress
- the film thickness of the barrier metal BM of the n-channel transistor Qn is formed relatively thinner with respect to that of the standard n-channel transistor
- the film thickness of the barrier metal BM of the p-channel transistor Qp is firmed relatively thicker with respect to that of the standard p-channel transistor.
- the film thickness of the barrier metal BM of the n-channel transistor Qn is formed relatively thicker with respect to that of the standard n-channel transistor, and the film thickness of the barrier metal BM of the p-channel transistor Qp is firmed relatively thinner with respect to that of the standard p-channel transistor.
- the stress can be modified by changing the deposition method of the barrier metal from sputtering to CVD (chemical vapor deposition).
- CVD chemical vapor deposition
- the applied voltage may be increased in the case of sputtering, for example.
- FIG. 13A is an enlarged plan view of a semiconductor device according to the seventh embodiment.
- FIG. 13B is the cross section thereof.
- height tn of contact plug CPn of the n-channel transistor Qn is relatively lowered with respect to that of the standard n-channel transistor. With this, it is possible to decrease the compressive stress applied to the extension region En and the channel region Cn through the contact plug CPn. Since the compressive stress applied to the extension region En and the channel region Cn is decreased, the drive current of the n-channel transistor Qn is increased compared to that of the standard n-channel transistor.
- Mn and Mp are second interlayer films.
- the height tn of the contact plug CPn of the p-channel transistor Qp is relatively increased with respect to that of the standard p-channel transistor, it enables to increase the compressive stress applied to the extension region Ep and the channel region Cp through the contact plug CPn.
- the drive current of the p-channel transistor Qp is increased compared to that of the standard p-channel transistor.
- the drive current of both the n-channel transistor Qn and the p-channel transistor Qp can be increased without changing the dimensions of the active region A and the element isolation region IS.
- the height of the contact plug CPn of the n-channel transistor Qn is relatively increased with respect to that of the standard n-channel transistor. Further, the height of the contact plug CPn of the p-channel transistor Qp is relatively lowered with respect to that of the standard p-channel transistor. Thereby, it is possible to achieve the effect which is similar to the above-described effect.
- FIG. 14A is an enlarged plan view of a semiconductor device according to the eighth embodiment.
- FIG. 14B is the cross section thereof.
- the compressive stress applied from the contact plugs CP and the compressive stress applied from the etch-stop film ES are compared. There is described the case where the compressive stress applied from the etch-stop film ES is sufficiently small.
- n-channel transistor Qn isolated distance dn between the contact plug CP and the sidewall SW is set to be the widest (the widest of the design rule) as much as possible. With this, the compressive stress applied to the extension region En and the channel region Cn from the contact Plugs CP is decreased. Since the compressive stress applied to the extension region En and the channel region Cn is decreased, the drive current of the n-channel transistor Qn is increased.
- isolated distance dp between the contact plug CP and the sidewall SW is set to be the narrowest (the narrowest of the design rule) as much as possible. With this, the compressive stress applied to the extension region Ep and the channel region Cp from the contact Plugs CP is increased. Since the compressive stress applied to the extension region Ep and the channel region Cp is increased, the drive current of the p-channel transistor Qp is increased.
- the drive current of both the n-channel transistor Qn and the p-channel transistor Qp can be increased without changing the dimensions of the active region A and the element isolation region IS.
- the compressive stress applied from the contact plugs CP and the compressive stress applied from the etch-stop film ES are compared. There is described the case where the compressive stresses applied from the contact plugs CP and that from the etch-stop film ES are equivalent, or the compressive stress from the etch-stop film ES is sufficiently larger than that from the contact plugs CP.
- the isolated distance dn between the contact plug CP and the sidewall SW is set to be the distance by which the compressive stress applied to the extension region En and the channel region Cn is most decreased in terms of the compressive stress applied from the contact plugs CP and the etch-stop film ES.
- the isolated distance dn is set to be about 50 nm.
- the isolated distance dp between the contact plug CP and the sidewall SW is set to be as wide as possible within the range of the design rule. This enables to increase the compressive stress applied from the contact plugs CP and the compressive stress applied from the etch-stop film ES which is sectioned by the contact plug CP. By the increase of the compressive stress achieved in this manner, the compressive stress applied to the extension region Ep and the channel region Cp is increased. Thus, the drive current of the p-channel transistor Qp is increased.
- the drive current of both the n-channel transistor Qn and the p-channel transistor Qp can be increased without changing the dimensions of the active region A and the element isolation region IS. Therefore, it is possible to control the stress by the etch-stop film by providing the contact plug.
- the contact plugs CP When the contact plugs CP are made of a material with tensile stress, they may be formed as follows. That is, the isolated distance between the contact plug CP of the n-channel transistor Qn and the sidewall SW is set to be the narrowest that is defined by the design rule. Further, the isolated distance between the contact plug CP of the p-channel transistor Qp and the sidewall SW is set to be the widest that is defined by the design rule. Thereby, it is possible to achieve the effect which is similar to the above-described effect.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Memories (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a semiconductor device (LSI) and, more specifically, to a semiconductor device having MISFET (metal insulator semiconductor field effect transistor).
- 2. Description of the Related Art
- A conventional semiconductor device will be described by referring to
FIG. 15 . This semiconductor device is disclosed in Japanese Patent Unexamined Publication 2001-332706, for example. In this semiconductor device, the threshold voltage or the drive current is controlled by adjusting at least one of isolation widths in the gate length direction of an element isolation part which includes (or surrounds) an active region where MISFET is formed. - In this semiconductor device, as shown in
FIG. 15 , isolation width La of the element isolation part is relatively narrowed so as to increase an influence of the stress imposed upon a channel region of MISFET (Q2). Thereby, change of the threshold voltage is made relatively significant. Further, isolation width Lb of the element isolation part is relatively widened so as to decrease an influence of the stress imposed upon a channel region of MISFET (Q4). Thereby, change of the threshold voltage is made relatively insignificant. - However, there has been an issue in the semiconductor device that the area of the element in the semiconductor device becomes large since the stress imposed on the transistor region is controlled by the active region width and the element isolation width. An increase of the area as described above will be a demerit in the future where micronization of the semiconductor device will be going on and more reduction of the area are to be achieved. Recently, micronization has been achieved and an influence upon the transistor property which is caused by the stress to the channel region has been increased. Thus, conventionally, as disclosed in “T. Ghani, et al., IEEE, S11, p6, 2003”, there is employed a method which improves the operating property of the transistor, e.g., the threshold voltage, drive current, by actively utilizing the stress which is generated during the process.
- The main object of the present invention therefore is to improve the operating property of an n-channel transistor and p-channel transistor without increasing the area of the element.
- In view of the stress imposed upon a transistor channel part by contact plugs (contact holes) which constitute a transistor or barrier metal of the contact plugs, the present invention comprises the following structure.
- The semiconductor device according to the present invention comprises: an n-channel transistor forming region; a p-channel transistor forming region; contact plugs formed on both the n-channel transistor forming region and the p-channel transistor forming region; and an element isolation region which sections the n-channel transistor forming region and the p-channel transistor forming region. The stress which is generated in the n-channel transistor forming region due to the contact plugs thereof and the stress which is generated in the p-channel transistor forming region due to the contact plugs thereof differ from each other.
- With the above-described structure, in the n-channel transistor forming region, the carrier mobility in the channel and extension regions is increased and the drive current property of the transistor is improved by reducing the compressive stress upon the channel and extension regions or by increasing the tensile stress thereupon. In the meantime, in the p-channel transistor forming region, the carrier mobility is increased and the drive current property of the transistor is improved by increasing the compressive stress or by decreasing the tensile stress.
- In other words, in the n-channel transistor forming region, the compressive stress is in inverse proportion to the drive current, and the tensile stress is in direct proportion to the drive current. In the meantime, in the p-channel transistor forming region, the compressive stress is in direct proportion to the drive current, and the tensile stress is in inverse proportion to the drive current.
- Based on such characteristics of the transistor forming regions, the extent of the stress which is generated due to the contact plugs is made different between the n-channel transistor forming region and the p-channel transistor forming region. Thereby, the drive current property is improved in both the n-channel transistor forming region and p-channel transistor forming region.
- In the above-described structure, as the direction of the compressive stress and the tensile stress to be applied, it is preferable to be a direction that is in parallel to the channel.
- In the above-described structure, as the structure for providing a difference between the stress in the n-channel transistor forming region and the stress in the p-channel transistor forming region, there area some preferable forms as will be described in the followings.
- One of the forms provides a difference of the stress between both the n-channel and p-channel transistor forming regions by adjusting the number of contact plugs per unit area. This form pays attention to a character that the number of contact plugs is in direct proportion to the compressive stress and in inverse proportion to the tensile stress.
- Specific description of this form is as follows. Based on the above-described characteristics of the transistor forming regions and contact plugs, in order to increase the drive current of the n-channel transistor forming region in the case where the stress generated due to the contact plugs is the compressive stress, the number of contact plugs may be reduced for decreasing the compressive stress. In the meantime, for increasing the drive current in the p-channel transistor forming region, inversely, the number of contact plugs may be increased so as to increase the compressive stress.
- Thus, when the forming material of the contact plugs is a material with compressive stress, the number of the contact plugs per unit area of the n-channel transistor forming region is set relatively smaller with respect to that of a standard n-channel transistor, and the number of the contact plugs per unit area of the p-channel transistor forming region is set relatively larger with respect to that of a standard p-channel transistor.
- With the above-described form, the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- Based on the above-described characteristics of both the transistor forming regions and contact plugs, in order to increase the drive current of the n-channel transistor forming region in the case where the stress generated due to the contact plugs is the tensile stress, the number of contact plugs may be increased so as to increase the tensile stress. In the meantime, for increasing the drive current in the p-channel transistor forming region, the number of contact plugs may be reduced so as to decrease the tensile stress.
- Thus, when the forming material of the contact plugs is a material with tensile stress, the number of the contact plugs per unit area of the n-channel transistor forming region is set relatively larger with respect to that of the standard n-channel transistor, and the number of the contact plugs per unit area of the p-channel transistor forming region is set relatively smaller with respect to that of the standard p-channel transistor.
- With the above-described form, the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- Another form provides a difference of the stress between both the n-channel and p-channel transistor forming regions by adjusting the shape of contact plugs. This form pays attention to a character that the diameter of the contact plugs is in direct proportion to the compressive stress and in inverse proportion to the tensile stress.
- Specific description of this form is as follows. Based on the above-described characteristics of the transistor forming regions and contact plugs, in order to increase the drive current of the n-channel transistor forming region in the case where the stress generated due to the contact plugs is the compressive stress, the diameter of contact plugs may be reduced for decreasing the compressive stress. In the meantime, for increasing the drive current in the p-channel transistor forming region, inversely, the diameter of the contact plugs may be increased so as to increase the compressive stress.
- Thus, when the forming material of the contact plugs is a material with compressive stress, the diameter of the contact plugs of the n-channel transistor forming region is set relatively smaller with respect to that of the standard n-channel transistor, and the diameter of the contact plugs of the p-channel transistor forming region is set relatively larger with respect to that of the standard p-channel transistor.
- With the above-described form, the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- Based on the above-described characteristics of the transistor forming regions and contact plugs, in order to increase the drive current of the n-channel transistor forming region in the case where the stress generated due to the contact plugs is the tensile stress, the diameter of the contact plugs may be increased so as to increase the tensile stress. In the meantime, for increasing the drive current in the p-channel transistor forming region, the diameter of the contact plugs may be reduced so as to decrease the tensile stress.
- Thus, when the forming material of the contact plugs is a material with tensile stress, the diameter of the contact plugs of the n-channel transistor forming region is set relatively larger with respect to that of the standard n-channel transistor, and the diameter of the contact plugs of the p-channel transistor forming region is set relatively smaller with respect to that of the standard p-channel transistor.
- With the above-described form, the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- For providing a difference in the stress between the n-channel and p-channel transistor forming regions by adjusting the shape of the contact plugs, there is still another form. This form pays attention to a character that the size of the contact plugs is in direct proportion to the compressive stress and in inverse proportion to the tensile stress.
- Specific description of this form is as follows. Based on the above-described characteristics of the transistor forming regions and contact plugs, in order to increase the drive current of the n-channel transistor forming region in the case where the stress generated due to the contact plugs is the compressive stress, the size of contact plugs may be reduced for decreasing the compressive stress. In the meantime, for increasing the drive current in the p-channel transistor forming region, inversely, the size of the contact plugs may be increased so as to increase the compressive stress.
- Thus, when the forming material of the contact plugs is a material with compressive stress, the size of the contact plugs of the n-channel transistor forming region is set to be the minimum size that is defined by a design rule. Further, when comparing the dimensions thereof along direction of channel orientation of the contact plugs of both the n-channel transistor and the p-channel transistor, the contact plugs of the p-channel transistor forming region are relatively set larger with respect to the contact plugs of the n-channel transistor forming region.
- With the above-described form, the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- Based on the above-described characteristics of the transistor forming regions and contact plugs, in order to increase the drive current of the n-channel transistor forming region in the case where the stress generated due to the contact plugs is the tensile stress, the size of the contact plugs may be increased so as to increase the tensile stress. In the meantime, for increasing the drive current in the p-channel transistor forming region, the size of the contact plugs may be reduced so as to decrease the tensile stress.
- Thus, when the forming material of the contact plugs is a material with tensile stress, the size of the contact plugs of the n-channel transistor forming region is set to be the minimum size that is defined by the design rule. Further, when comparing the dimensions thereof along direction of channel orientation of the contact plugs of both the n-channel transistor forming region and the p-channel transistor forming region, the contact plugs of the n-channel transistor forming region are relatively set larger with respect to the contact plugs of the p-channel transistor forming region.
- With the above-described form, the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- For providing a difference in the stress between the n-channel and p-channel transistor forming regions by changing the shape of the contact plugs, there is still another form.
- This form pays attention to a character that the size of the contact plugs is in direct proportion to the compressive stress and in inverse proportion to the tensile stress. In this respect, this form is the same as the above-described form, however, the specific structure is different from that of the above-described form.
- The specific description of this form is as follows. When the forming material of the contact plugs is a material with compressive stress, the size of the contact plugs of the n-channel transistor forming region is set to be the minimum size that is defined by the design rule. Further, when comparing the dimensions thereof along the longitudinal direction of the gate electrode of the contact plugs of both channel transistor forming regions, the contact plugs of the p-channel transistor forming region are relatively set larger with respect to the contact plugs of the n-channel transistor forming region.
- With the above-described form, the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- Further, when the forming material of the contact plugs is a material with tensile stress, the size of the contact plugs of the n-channel transistor forming region is set to be the minimum size that is defined by the design rule. Further, when comparing the dimensions thereof along the longitudinal direction of the gate electrode of the contact plugs of both channel transistor forming regions, the contact plugs of the n-channel transistor forming region are relatively set larger with respect to the contact plugs of the p-channel transistor forming region.
- With the above-described form, the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- As still another form, there is a form which provides a difference in the stress between the n-channel and p-channel transistor forming regions by adjusting the material for forming the contact plugs. This form pays attention to the fact that there is a material which is best suited for the forming material for the contact plugs of both the n-channel and p-channel transistor forming regions in terms of the drive current property.
- The specific description of this form is as follows. A material with tensile strength is selectively used as the forming material for the contact plugs of the n-channel transistor forming region, and a material with compressive stress (for example, W, Ti, Ta, Co, CoSi2, etc) is selectively used as the forming material for the contact plugs of the p-channel transistor forming region.
- With the above-described structure, in the n-channel transistor forming region, the tensile stress for the channel and extension regions is increased. Thus, the carrier mobility in the channel and extension regions is increased. Further, in the p-channel transistor forming region, the compressive stress is increased thus increasing the carrier mobility. Thereby, the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- As still another form, there is a form which provides a difference in the stress between the n-channel and p-channel transistor forming regions by adjusting the material for forming the barrier metal. This form pays attention to the fact that there is a material which is best suited for the forming material for the barrier metal of both the n-channel and p-channel transistor forming regions in terms of the drive current property. The barrier metal is a structure which is widely used in a semiconductor device for improving the adhesiveness between the contact plugs and the substrate.
- The specific description of this form is as follows. A material with tensile stress is selectively used for the barrier metal of the n-channel transistor forming region, and a material with compressive stress (for example, Ti, Ta, etc) is selectively used for the barrier metal of the p-channel transistor forming region.
- With the above-described form, the tensile stress in the n-channel transistor forming region is increased due to the barrier metal having the tensile stress. Further, the compressive stress in the p-channel transistor forming region is increased due to the barrier metal having the compressive stress. With this, the carrier mobility is increased in each of the transistor forming regions. Thereby, the drive current property can be improved in both the n-channel and p-channel transistor forming regions.
- As still another form, there is a form which provides a difference in the stress between the n-channel and p-channel transistor forming regions by adjusting the shape of the barrier metal. This form pays attention to the fact that there is a shape which is best suited for the shape of the barrier metal of the contact plugs of both the n-channel and p-channel transistor forming regions in terms of the drive current property.
- The specific description of this form is as follows. First, described is the case where the forming material of the barrier metal is a material with compressive stress. In this case, the film thickness of the barrier metal in the n-channel transistor forming region is set relatively thinner with respect to that of the standard n-channel transistor, and the film thickness of the barrier metal in the p-channel transistor forming region is set relatively thicker with respect to that of the standard p-channel transistor.
- With the above-described form, the compressive stress in the n-channel transistor forming region is decreased by reducing the film thickness of the barrier metal. Further, the compressive stress in the p-channel transistor forming region is increased by increasing the film thickness of the barrier metal. Thereby, the carrier mobility is increased in each of the transistor forming regions so that the drive current property can be improved.
- Next, described is the case where the forming material of the barrier metal is a material with tensile stress. In this case, the film thickness of the barrier metal in the n-channel transistor forming region is set relatively thicker with respect to that of the standard n-channel transistor, and the film thickness of the barrier metal in the p-channel transistor forming region is set relatively thinner with respect to that of the standard p-channel transistor.
- With the above-described form, the tensile stress in the n-channel transistor forming region is increased by reducing the film thickness of the barrier metal. Further, the tensile stress in the p-channel transistor forming region is decreased by reducing the film thickness of the barrier metal. Thereby, the carrier mobility is increased in each of the transistor forming regions so that the drive current property can be improved.
- As still another form, there is a form which provides a difference in the stress between the n-channel and p-channel transistor forming regions by adjusting the height of the barrier metal. This form pays attention to the fact that there is a height which is best suited for the respective barrier metal of the contact plugs of both n-channel and p-channel transistor forming regions in terms of the drive current property.
- The specific description of this form is as follows. First, described is the case where the forming material of the contact plugs is a material with compressive stress. In this case, the height of the barrier metal of the n-channel transistor forming region is set relatively smaller with respect to that of the standard n-channel transistor, and the height of the barrier metal of the p-channel transistor forming region is -set relatively larger with respect to that of the standard p-channel transistor.
- With the above-described form, the compressive stress in the n-channel transistor forming region is decreased by decreasing the height of the barrier metal. Further, the compressive stress in the p-channel transistor forming region is increased by increasing the height of the barrier metal. Thereby, the carrier mobility is increased in each of the transistor forming regions so that the drive current property can be improved.
- Next, described is the case where the forming material of the contact plugs is a material with tensile stress. In this case, the height of the barrier metal of the n-channel transistor forming region is set relatively larger with respect to that of the standard n-channel transistor, and the height of the barrier metal of the p-channel transistor forming region is set relatively smaller with respect to that of the standard n-channel transistor.
- With the above-described form, the tensile stress in the n-channel transistor forming region is increased by increasing the height of the barrier metal. Further, the tensile stress in the p-channel transistor forming region is decreased by decreasing the height of the barrier metal. Thereby, the carrier mobility is increased in each of the transistor forming regions so that the drive current property can be improved.
- As still another form, there is a form which provides a difference in the stress between the n-channel and p-channel transistor forming regions by adjusting the isolated distance between the contact plugs and the gate electrode. This form pays attention to the fact that there is a distance which is best suited for the distance between the contact plugs and the gate electrode for both the n-channel and p-channel transistor forming regions in terms of the drive current property.
- The specific description of this form is as follows. First, described is the case where the forming material of the contact plugs is a material with compressive stress. In this case, the isolated distance between the contact plugs of the n-channel transistor forming region and the gate electrode is set relatively smaller with respect to that of the standard n-channel transistor, and the isolated distance between the contact plugs of the p-channel transistor forming region and the gate electrode is set relatively narrower with respect to that of the standard p-channel transistor.
- Alternatively, the isolated distance between the contact plugs of the n-channel transistor forming region and the gate electrode is set to be the widest distance that is defined by the design rule. Further, the isolated distance between the contact plugs of the p-channel transistor forming region and the gate electrode is set to be the narrowest distance that is defined by the design rule.
- With the above-described form, the compressive stress in the n-channel transistor forming region is decreased by setting the isolated distance between the contact plugs and the gate electrode to be the widest distance that is defined by the design rule. Furthermore, the compressive stress in the p-channel transistor forming region is increased by setting the isolated distance between the contact plugs and the gate electrode to be the narrowest distance that is defined by the design rule. Thereby, the carrier mobility is increased in each of the transistor forming regions so that the drive current property can be improved.
- Next, described is the case where the forming material of the contact plugs is a material with tensile stress. In this case, the isolated distance between the contact plugs of the n-channel transistor forming region and the gate electrode is set relatively smaller with respect to that of the standard n-channel transistor. Further, the isolated distance between the contact plugs of the p-channel transistor forming region and the gate electrode is set relatively wider with respect to that of the standard n-channel transistor.
- Alternatively, the isolated distance between the contact plugs of the n-channel transistor forming region and the gate electrode is set to be the narrowest distance that is defined by the design rule, and the isolated distance between the contact plugs of the p-channel transistor forming region and the gate electrode is set to be the widest distance that is defined by the design rule.
- With the above-described form, the tensile stress in the n-channel transistor forming region is increased by setting the isolated distance between the contact plugs and the gate electrode to be the narrowest distance that is defined by the design rule. Furthermore, the tensile stress in the p-channel transistor forming region is decreased by setting the isolated distance between the contact plugs and the gate electrode to be the widest distance that is defined by the design rule. Thereby, the carrier mobility is, increased in each of the transistor forming regions so that the drive current property can be improved.
- With the present invention, it is possible to improve the drive current property in both the n-channel transistor forming region and the p-channel transistor forming region without changing the dimensions of each active region and element isolation region by providing a difference between the stress in the n-channel transistor forming region and the stress in the p-channel transistor forming region, each of which is generated due to the contact plugs thereof.
- The present invention is effective for a semiconductor device and the like in which the operating property of MISFET can be improved.
- Other objects of the present invention will become clear from the following description of the preferred embodiments and the appended claims. Those skilled in the art will appreciate that there are many other advantages of the present invention possible by embodying the present invention.
-
FIG. 1A is a schematic plan view of a semiconductor device according to embodiments of the present invention; -
FIG. 1B is a fragmentary enlarged plan view of the semiconductor device according to the embodiments of the present invention; -
FIG. 2 is a plan view of a typical complementary MISFET (CMOS), which is an enlarged view of a part of region shown inFIG. 1B ; -
FIG. 3 is a cross section of MISFET which is evaluated by performing stress simulation for describing the principle of the present invention; -
FIG. 4 is a graph for showing the evaluation-point dependability of the stress generated by the contact plugs, which is the evaluation result of the simulation ofFIG. 3 ; -
FIG. 5 is a graph for showing the evaluation result of the simulation ofFIG. 3 , i.e., the dependability of the stress that is generated by the contact plugs right under the sidewall and right under the gate electrode on the internal stress of the contact plugs; -
FIG. 6 is a graph for describing information of the present invention other than that shown inFIG. 3 , which shows the dependability of the stress that is generated by the contact plugs on the distance between the contact plugs and the sidewall; -
FIG. 7A is an enlarged plan view of a semiconductor device according to a first embodiment of the present invention; -
FIG. 7B is a cross section of the semiconductor device according to the first embodiment of the present invention; -
FIG. 8A is an enlarged plan view of a semiconductor device according to a second embodiment of the present invention; -
FIG. 8B is a cross section of the semiconductor device according to the second embodiment of the present invention; -
FIG. 9A is an enlarged plan view of a semiconductor device according to a third embodiment of the present invention; -
FIG. 9B is a cross section of the semiconductor device according to the third embodiment of the present invention; -
FIG. 10A is an enlarged plan view of a semiconductor device according to a fourth embodiment of the present invention; -
FIG. 10B is a cross section of the semiconductor device according to the fourth embodiment of the present invention; -
FIG. 11A is an enlarged plan view of a semiconductor device according to a fifth embodiment of the present invention; -
-
FIG. 11B is a cross section of the semiconductor device according to the fifth embodiment of the present invention; -
FIG. 12A is an enlarged plan view of a semiconductor device according to a sixth embodiment of the present invention; -
FIG. 12B is a cross section of the semiconductor device according to the sixth embodiment of the present invention; -
FIG. 12 c is an enlarged cross section of the semiconductor device according to the sixth embodiment of the present invention; -
FIG. 13A is an enlarged plan view of a semiconductor device according to a seventh embodiment of the present invention; -
FIG. 13B is a cross section of the semiconductor device according to the seventh embodiment of the present invention; -
FIG. 14A is an enlarged plan view of a semiconductor device according to an eighth embodiment of the present invention; -
FIG. 14B is a cross section of the semiconductor device according to the eighth embodiment of the present invention; and -
FIG. 15 is an enlarged plan view of a conventional semiconductor device including an active region, an element isolation region, and a gate electrode. - Preferred embodiments of the present invention will be described hereinafter by referring to the accompanying drawings.
- (Principle of the Present Invention)
- First, the principle of the p resent invention will be described by referring to the accompanying drawings.
FIG. 1A shows a schematic plan structure of a semiconductor device according to the embodiments of the present invention. As shown inFIG. 1A , asemiconductor device 1 of a first embodiment is formed on asemiconductor substrate 10 made of silicon, for example. Thesemiconductor device 1 comprises anencoder part 11 having MPEG (motion picture experts group) encoding function, aROM part 12 having ROM (read only memory) function, amemory part 13, and an I/O part 14 which manages input and output (I/O) to/from outside. -
FIG. 1B shows an enlarged view ofarbitrary area 13 in theROM section 12 shown inFIG. 1A . As shown inFIG. 1B , aregion 12 a is sectioned into an element isolation (shallow trench isolation: STI)region 20.Reference numeral 21 is a dummy active region and 22 is a part of peripheral circuit. -
FIG. 2 is an enlarged view of theregion 22 shown inFIG. 1B . As shown inFIG. 2 , in theregion 22 shown as an enlarged view, n-channel transistor Qn and p-channel transistor Qp which are sectioned in theelement isolation region 22 are disposed. Each transistor has active regions A, a gate electrode G, sidewalls SW, and contact plugs CP. - For example, one of the factors which change the operating property of the n-channel transistor Qn and the p-channel transistor Qp is considered to be caused by an influence of the stress imposed upon each active region A from each contact plug CP.
- The stress upon each active region A imposed from the contact plugs CP changes depending on the number of contact plugs CP, the shape, the material, the isolated space between the sidewall SW and the contact plug CP, and the process condition.
- The present invention pays attention to changes in the stress caused by the number of contact plugs CP, the shape, the material, the isolated space between the sidewall SW and the contact plug CP, but not changes in the stress by the process condition.
- For verifying the above-mentioned aspects, the result of simulation for evaluating the stress imposed upon the active region A from the contact plug CP will be described by referring to the drawing.
FIG. 3 shows the cross sectional structure by which the simulation evaluation was carried out, and the result of the stress evaluation thereof. - Evaluation was carried out on assumption that a polysilicon gate electrode with the gate length of 70 nm was formed on a silicon substrate Su, and a transistor was formed with SiN sidewall SW, an interlayer film SP, contact plugs CP, and an SiN etch-stop film ES. Reference numerals P1, P2, P3 show typical stress evaluation points and, respectively, P1 is a point right under the contact plug, P2 is a point right under the sidewall, and P3 is a point right under the gate electrode. Further, d shows an isolated distance between the contact plug CP and the sidewall SW.
- As the isolated distance d in the present invention, it is substantially appropriate to define it as the isolated distance between the contact plug CP and the gate electrode G. However, in that case, there is an issue of short-circuit and the like generated between the contact plug CP and the gate electrode G so that measurement becomes difficult. Thus, in the present invention, instead of the isolated distance between the contact plug CP and the gate electrode G, the isolated distance between the contact plug CP and the sidewall SW, which is equivalent to the isolated distance between the contact plug CP and the gate electrode G, is used for measurement as the substantial isolated distance between the contact plug CP and the gate electrode G.
-
FIG. 4 shows the result of evaluation on the stress at the depth of about 5 nm from the top surface of the silicon substrate Su by simulation. By observing each of the evaluation points P1, P2, P3 inFIG. 4 , it can be seen that the stress is applied on the silicon substrate Su by the contact plugs CP. -
FIG. 5 shows how the stress caused by the contact plugs CP changes by the internal stress of the contact plugs CP.FIG. 5 shows the evaluation result of the stress simulation at the point P2 right under the sidewall and the point P3 right under the gate electrode when the internal stress of the contact plug CP was changed from −1 GPa, 0 GPa, and +1 GPa. - As shown in this evaluation result, in accordance with the change of the internal stress of the contact plugs, the stress at the point P2 right under the sidewall changes about 90 Mpa, and the stress at the point P3 right under the gate electrode G changes about 30 MPa.
-
FIG. 6 shows the result of the evaluation by simulation performed on the stress change caused by the isolated distance d between the contact plug CP and the sidewall SW.FIG. 6 shows the result of simulation which was performed on assumption that the internal stress was 0 GPa. - As shown in
FIG. 6 , in accordance with the change of the isolated distance d between the contact plug CP and the sidewall SW, the stress at the point P2 right under the sidewall changes about 140 MPa at the most, and the stress at the point P3 right under the gate electrode changes about 85 MPa at the most. - Further, as shown in
FIG. 6 , the shorter the isolated distance d becomes, the larger the influence of the stress caused by the contact plug CP becomes. Thus, the compressive stress at the points P2 and P3 increases. In the meantime, it can be seen that, the longer the isolated distance d becomes, the larger the influence of the stress caused by the SiN etch-step film ES becomes. The inventors of the present invention have found the following information from the stress evaluation result shown inFIG. 3 ,FIG. 4 ,FIG. 5 , andFIG. 6 . -
- The stress applied on the active region A changes by the presence of the contact plugs CP.
- The stress at the point P2 right under the sidewall and at the point P3 right under the gate electrode changes depending on the isolated distance d between the contact plug CP and the sidewall SW.
- In so-called 0.13 μm process of a semiconductor manufacturing method, it is generally known that an increase of about 150 MPa in the compressive stress decreases the drive current by about 5% in the n-channel transistor.
- In the present invention, the following embodiments will be described with the consideration of the evaluation results shown in
FIG. 3 ,FIG. 4 ,FIG. 5 , andFIG. 6 . In the description provided below, the comparative target of stress increase and/or decrease is the peripheral circuit shown inFIG. 2 . - In the first to seventh embodiments, the structures will be described on assumption that the stress applied on the active region due to the contact plugs is the compressive stress, and the distance from the center of the contact plug to the center of the gate electrode is constant.
- In an eighth embodiment, description will be provided on assumption that the stress applied on the active region due to the contact plugs and etch-stop film is the compressive stress.
- The first embodiment of the present invention will be described hereinafter by referring to the drawings.
FIG. 7A is an enlarged plan view of an n-channel transistor and a p-channel transistor of a semiconductor device according to the first embodiment of the present invention, which include, respectively, active regions, an element isolation region, a gate electrode, sidewalls, and contact plugs.FIG. 7B is across section of the n-channel transistor and the p-channel transistor, which is taken along the center of the contact plug at a region corresponding toFIG. 7A and is in parallel to the channel direction. - As described above, in the semiconductor device, the operating property of the transistor is determined under the state where stress is applied on extension regions En, Ep and channel regions Cn, Cp from the element isolation region IS, Gate electrode G, sidewalls SW, contact plugs CP, and the interlayer film SP. Therefore, in accordance with the ongoing micronization, a method for improving the transistor property by utilizing the above-described stress has drawn an attention. At this time, the drive current increases when the tensile stress is applied on the extension region En and the channel region Cn on the n-channel transistor Qn side, and the drive current increases when the tensile stress is applied on the extension region Ep and the channel region Cp on the n-channel transistor Qp side.
- Thus, in the first embodiment, the number of the contact plugs CP of the n-channel transistor Qn is relatively decreased with respect to that of the standard n-channel transistor shown in
FIG. 2 . This narrows a range S where the contact plug CP gives an influence of the compressive stress on the extension region En and the channel region Cn. By narrowing the stress range S where the compressive stress is applied, the range where the drive current decreases becomes narrowed. Therefore, the drive current of the n-channel transistor Qn according to the first embodiment is increased compared to that of the standard n-channel transistor. - Further, the number of the contact plugs CP of the p-channel transistor Qp is relatively increased with respect to that of the standard p-channel transistor shown in
FIG. 2 so as to widen a range S where the contact plug CP gives an influence of the compressive stress on the extension region En and the channel region Cn. By widening the range S where the compressive stress is applied, the range where the drive current increases becomes widened. Therefore, the drive current of the p-channel transistor Qp according to this embodiment is increased compared to that of the standard p-channel transistor. - With this, the drive current of both the n-channel transistor Qn and the p-channel transistor Qp can be increased without changing the dimensions of the active region A and the element isolation region IS.
- When the contact plugs CP of the n-channel transistor forming region Qn and the contact plugs CP of the p-channel transistor forming region Qp are formed with a material with tensile stress, they may be constituted as follows. That is, the number of the contact plugs per unit area of the n-channel transistor Qn is relatively increased with respect to the number of the contact plugs per unit area of the standard n-channel transistor shown in
FIG. 2 . Furthermore, the number of the contact plugs per unit area of the p-channel transistor Qp is relatively decreased with respect to the number of the contact plugs per unit area of the standard p-channel transistor shown inFIG. 2 . With this, the effect which is similar to the above-described effect can be achieved. -
FIG. 8A is an enlarged plan view of a semiconductor device according to the second embodiment of the present invention.FIG. 8B is the cross section thereof. - As described above, in the semiconductor device, the operating property of the transistor is determined under the state where stress is applied on extension regions En, Ep and channel regions Cn, Cp from the element isolation region IS, gate electrode G, sidewalls SW, contact plugs CP, and the interlayer film SP.
- In the second embodiment, the diameter of the contact plug CP of the n-channel transistor Qn is relatively decreased with respect to that of the standard n-channel transistor. This decreases the compressive stress on the extension region En and the channel region Cn applied by the contact plugs CP. By decreasing the compressive stress upon the extension region En and the channel region Cn, the drive current of the n-channel transistor Qn according to the embodiment is increased compared to that of the standard n-channel transistor.
- Further, the diameter of the contact plug CP of the p-channel transistor Qp is relatively increased with respect to that of the standard p-channel transistor. This increases the compressive stress on the extension region Ep and the channel region Cp applied by the contact plugs CP. By increasing the compressive stress upon the extension region Ep and the channel region Cp, the drive current of the p-channel transistor Qp according to the second embodiment is increased compared to that of the standard p-channel transistor.
- With this, in the second embodiment, the drive current of both the n-channel transistor Qn and the p-channel transistor Qp can be increased without changing the dimensions of the active region A and the element isolation region IS.
- In the case where the stress applied on the active region by the contact plugs is the tensile stress, they may be formed as follows. That is, the diameter of the contact plug CP of the n-channel transistor Qn is relatively increased with respect to that of the standard n-channel transistor shown in
FIG. 2 , and the diameter of the contact plug CP of the p-channel transistor Qp is relatively decreased with respect to that of the standard p-channel transistor shown inFIG. 2 . With this, the effect which is similar to the above-described effect can be achieved. -
FIG. 9A is an enlarged view of a semiconductor device according to the third embodiment of the present invention.FIG. 9B is the cross section thereof. - In the third embodiment, the size of the contact plug CP of the n-channel transistor Qn is set to have the minimum dimension that is defined by the design rule. With this, the compressive stress applied to the extension region En and the channel region Cn by the contact plugs CP becomes the minimum value. Since the compressive stress upon the extension region En and the channel region Cn becomes the minimum, decrease of the drive current in the n-channel transistor Qn becomes the minimum.
- Further, comparing the dimensions of the contact plugs CP of both channel transistors Qn and Qp along the direction of the channel orientation (lateral direction in
FIG. 9A ), in the third embodiment, the dimension of the contact plug CP of the p-channel transistor Qp is relatively increased (set longer) with respect to that of the contact plug CP of the n-channel transistor Qn. - Thereby, the compressive stress applied to the extension region Ep and the channel region Cp by the contact plugs CP is increased. Since the compressive stress applied to the extension region Ep and the channel region Cp increases, the drive current of the p-channel transistor Qp according to the third embodiment is increased compared to that of the standard p-channel transistor.
- Thus, in the third embodiment, it enables to suppress the deterioration of the drive current of the n-channel transistor Qn and to increase the drive current of the p-channel transistor Qp without changing the dimensions of the active region A and the element isolation region IS.
- In the case where the stress applied on the active region by the contact plugs is the tensile stress, they may be formed as follows. That is, the size of the contact plug CP of the n-channel transistor Qn is set to have the minimum dimension that is defined by the design rule. Further, comparing the dimensions of the contact plugs CP of both channel transistors Qn and Qp along the direction of the channel orientation, the dimension of the contact plug CP of the p-channel transistor Qp is relatively increased with respect to that of the contact plug CP of the n-channel transistor Qn. With this, the effect which is similar to the above-described effect can be achieved.
-
FIG. 10A is an enlarged plan view of a semiconductor device according to the fourth embodiment.FIG. 10B is the cross section thereof. - In the fourth embodiment, the size of the contact plug CP of the n-channel transistor Qn is set to have the minimum dimension that is defined by the design rule. With this, the compressive stress applied to the extension region En and the channel region Cn by the contact plugs CP becomes the minimum value. Since the compressive stress upon the extension region En and the channel region Cn becomes the minimum, decrease of the drive current in the n-channel transistor Qn becomes the minimum.
- Further, comparing the dimensions of the contact plugs CP of both channel transistors Qn and Qp along the longitudinal direction (vertical direction in
FIG. 10A ) of the gate electrode G, in the fourth embodiment, the dimension of the contact plug CP of the p-channel transistor Qp is relatively increased (set longer). - This increases the width of the range S where the compressive stress is applied to the extension region Ep and the channel region Cp through the contact plugs CP. Since the width of the range S, which is influenced by the compressive stress applied to the extension region Ep and the channel region Cp, is widened, the drive current of the p-channel transistor Qp according to the fourth embodiment is increased compared to that of the standard p-channel transistor.
- Thus, in the fourth embodiment, it enables to suppress the deterioration of the drive current of the n-channel transistor Qn and to increase the drive current of the p-channel transistor Qp without changing the dimensions of the active region A and the element isolation region IS.
- In the case where the stress applied on the active region by the contact plug is the tensile stress., they may be formed as follows. That is, the size of the contact plug CP of the p-channel transistor Qp is set to have the minimum dimension that is defined by the design rule. Further, comparing the dimensions of the contact plugs CP of both channel transistors Qn and Qp along the longitudinal direction of the gate electrode G, the dimension of the contact plug CP of the n-channel transistor Qn is relatively increased with respect to that of the contact plug CP of the p-channel transistor forming region Qp. With this, the effect which is similar to the above-described effect can be achieved.
-
FIG. 11A is an enlarged plan view of a semiconductor device according to the fifth embodiment.FIG. 11B is the cross section thereof. - In the fifth embodiment, the contact plugs CP of the n-channel transistor Qn are formed with a material with tensile stress, e.g., TiN, Poly-Si. With this, it enables to apply tensile stress to the extension region En and the channel region Cn through the contact plugs CP. Since the tensile stress is applied to the extension region En and the channel region Cn, the drive current in the n-channel transistor Qn is increased.
- Further, in the fifth embodiment, the contact plugs CP of the p-channel transistor Qp are formed with a material with compressive stress, e.g., W, Ti, Ta. With this, it enables to apply compressive stress to the extension region Ep and the channel region Cp through the contact plugs CP. Since the compressive stress is applied to the extension region Ep and the channel region Cp, the drive current in the p-channel transistor Qp is increased.
- With this, in the fifth embodiment, the drive current of both the n-channel transistor Qn and the p-channel transistor Qp can be increased without changing the dimensions of the active region A and the element isolation region IS.
-
FIG. 12A is an enlarged plan view of a semiconductor device according to the sixth embodiment,FIG. 12B is the cross section thereof, andFIG. 12C is an enlarged view of the bottom part of the contact plug shown inFIG. 12B . - The sixth embodiment pays attention the stress of barrier metal BM which is used for improving the adhesiveness between the contact plug CP and the active region A. This embodiment utilizes changes of the stress caused by the forming material, thickness, and forming condition of the barrier metal BM for changing the stress to be applied to the extension region E and the channel region C. Thereby, the effect similar to that of the fifth embodiment can be achieved. The barrier metal BM is a structure which is widely used in a semiconductor device for improving the adhesiveness between the contact plug CP and the
semiconductor substrate 10. - The barrier metal BM of the n-channel transistor Qn is formed with a material with tensile stress, e.g., TiN. With this, it enables to apply tensile stress to the extension region E and the channel region C. Since the tensile stress is applied to the extension region E and the channel region C, the drive current in the n-channel transistor Qn is increased.
- Further, in the sixth embodiment, the barrier metal BM of the p-channel transistor Qp is formed with a material with compressive stress, e.g., W, Ti, Ta. With this, it enables to apply compressive stress to the extension region E and the channel region C. Since the compressive stress is applied to the extension region E and the channel region C, the drive current in the p-channel transistor Qp is increased.
- With this, in the sixth embodiment, the drive current of both the n-channel transistor Qn and the p-channel transistor Qp can be increased without changing the dimensions of the active region A and the element isolation region IS.
- In order to increase the compressive stress and the tensile stress of the barrier metal BM, it may utilize the increase/decrease phenomenon of the stress, which is caused due to variations in the film thickness of the barrier metal. That is, when the barrier meal BM is made of a material with the compressive stress, the film thickness of the barrier metal BM of the n-channel transistor Qn is formed relatively thinner with respect to that of the standard n-channel transistor, and the film thickness of the barrier metal BM of the p-channel transistor Qp is firmed relatively thicker with respect to that of the standard p-channel transistor.
- Further, when the barrier metal BM is made of a material with the tensile stress, the film thickness of the barrier metal BM of the n-channel transistor Qn is formed relatively thicker with respect to that of the standard n-channel transistor, and the film thickness of the barrier metal BM of the p-channel transistor Qp is firmed relatively thinner with respect to that of the standard p-channel transistor.
- Thereby, it is possible to achieve the effect which is similar to the above-described effect. Also, the stress can be modified by changing the deposition method of the barrier metal from sputtering to CVD (chemical vapor deposition). In the sixth embodiment, it is desirable to set the deposition condition of the barrier metal to be a condition by which the internal stress is reinforced. As the deposition condition of the barrier metal by which the internal stress is reinforced, the applied voltage may be increased in the case of sputtering, for example.
-
FIG. 13A is an enlarged plan view of a semiconductor device according to the seventh embodiment.FIG. 13B is the cross section thereof. - In the seventh embodiment, height tn of contact plug CPn of the n-channel transistor Qn is relatively lowered with respect to that of the standard n-channel transistor. With this, it is possible to decrease the compressive stress applied to the extension region En and the channel region Cn through the contact plug CPn. Since the compressive stress applied to the extension region En and the channel region Cn is decreased, the drive current of the n-channel transistor Qn is increased compared to that of the standard n-channel transistor. Mn and Mp are second interlayer films.
- In the meantime, when the height tn of the contact plug CPn of the p-channel transistor Qp is relatively increased with respect to that of the standard p-channel transistor, it enables to increase the compressive stress applied to the extension region Ep and the channel region Cp through the contact plug CPn. By increasing the compressive stress applied to the extension region Ep and the channel region Cp in the manner as described above, the drive current of the p-channel transistor Qp is increased compared to that of the standard p-channel transistor.
- With this, in the seventh embodiment, the drive current of both the n-channel transistor Qn and the p-channel transistor Qp can be increased without changing the dimensions of the active region A and the element isolation region IS.
- When the contact plug CPn is made of a material with tensile stress, the height of the contact plug CPn of the n-channel transistor Qn is relatively increased with respect to that of the standard n-channel transistor. Further, the height of the contact plug CPn of the p-channel transistor Qp is relatively lowered with respect to that of the standard p-channel transistor. Thereby, it is possible to achieve the effect which is similar to the above-described effect.
-
FIG. 14A is an enlarged plan view of a semiconductor device according to the eighth embodiment.FIG. 14B is the cross section thereof. - Among the compressive stress applied to the extension regions En, Ep and the channel regions Cn, Cp, the compressive stress applied from the contact plugs CP and the compressive stress applied from the etch-stop film ES are compared. There is described the case where the compressive stress applied from the etch-stop film ES is sufficiently small.
- In the n-channel transistor Qn, isolated distance dn between the contact plug CP and the sidewall SW is set to be the widest (the widest of the design rule) as much as possible. With this, the compressive stress applied to the extension region En and the channel region Cn from the contact Plugs CP is decreased. Since the compressive stress applied to the extension region En and the channel region Cn is decreased, the drive current of the n-channel transistor Qn is increased.
- In the p-channel transistor Qp, isolated distance dp between the contact plug CP and the sidewall SW is set to be the narrowest (the narrowest of the design rule) as much as possible. With this, the compressive stress applied to the extension region Ep and the channel region Cp from the contact Plugs CP is increased. Since the compressive stress applied to the extension region Ep and the channel region Cp is increased, the drive current of the p-channel transistor Qp is increased.
- With this, in the eighth embodiment, the drive current of both the n-channel transistor Qn and the p-channel transistor Qp can be increased without changing the dimensions of the active region A and the element isolation region IS.
- Next, among the compressive stress applied to the extension regions En, Ep and the channel regions Cn, Cp, the compressive stress applied from the contact plugs CP and the compressive stress applied from the etch-stop film ES are compared. There is described the case where the compressive stresses applied from the contact plugs CP and that from the etch-stop film ES are equivalent, or the compressive stress from the etch-stop film ES is sufficiently larger than that from the contact plugs CP.
- Based on the reason which is described above by referring to
FIG. 6 , in the n-channel transistor Qn, the isolated distance dn between the contact plug CP and the sidewall SW is set to be the distance by which the compressive stress applied to the extension region En and the channel region Cn is most decreased in terms of the compressive stress applied from the contact plugs CP and the etch-stop film ES. For example, in the transistor property shown inFIG. 6 , the isolated distance dn is set to be about 50 nm. - By decreasing the compressive stress applied to the extension region En and the channel region Cn in this manner, the drive current of the n-channel transistor Qn is increased.
- In the meantime, in the p-channel transistor Qp, the isolated distance dp between the contact plug CP and the sidewall SW is set to be as wide as possible within the range of the design rule. This enables to increase the compressive stress applied from the contact plugs CP and the compressive stress applied from the etch-stop film ES which is sectioned by the contact plug CP. By the increase of the compressive stress achieved in this manner, the compressive stress applied to the extension region Ep and the channel region Cp is increased. Thus, the drive current of the p-channel transistor Qp is increased.
- With this, in the eighth embodiment, the drive current of both the n-channel transistor Qn and the p-channel transistor Qp can be increased without changing the dimensions of the active region A and the element isolation region IS. Therefore, it is possible to control the stress by the etch-stop film by providing the contact plug.
- When the contact plugs CP are made of a material with tensile stress, they may be formed as follows. That is, the isolated distance between the contact plug CP of the n-channel transistor Qn and the sidewall SW is set to be the narrowest that is defined by the design rule. Further, the isolated distance between the contact plug CP of the p-channel transistor Qp and the sidewall SW is set to be the widest that is defined by the design rule. Thereby, it is possible to achieve the effect which is similar to the above-described effect.
- The present invention has been described in detail by referring to the most preferred embodiments. However, various combinations and modifications of the components are possible without departing from the sprit and the broad scope of the appended claims.
Claims (26)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/405,668 US7821138B2 (en) | 2004-12-17 | 2009-03-17 | Semiconductor device with an improved operating property |
US12/882,643 US20110001193A1 (en) | 2004-12-17 | 2010-09-15 | Semiconductor device with an improved operating property |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004-366215 | 2004-12-17 | ||
JP2004366215A JP4833544B2 (en) | 2004-12-17 | 2004-12-17 | Semiconductor device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/405,668 Division US7821138B2 (en) | 2004-12-17 | 2009-03-17 | Semiconductor device with an improved operating property |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060131662A1 true US20060131662A1 (en) | 2006-06-22 |
Family
ID=36594594
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/258,034 Abandoned US20060131662A1 (en) | 2004-12-17 | 2005-10-26 | Semiconductor device |
US12/405,668 Active US7821138B2 (en) | 2004-12-17 | 2009-03-17 | Semiconductor device with an improved operating property |
US12/882,643 Abandoned US20110001193A1 (en) | 2004-12-17 | 2010-09-15 | Semiconductor device with an improved operating property |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/405,668 Active US7821138B2 (en) | 2004-12-17 | 2009-03-17 | Semiconductor device with an improved operating property |
US12/882,643 Abandoned US20110001193A1 (en) | 2004-12-17 | 2010-09-15 | Semiconductor device with an improved operating property |
Country Status (2)
Country | Link |
---|---|
US (3) | US20060131662A1 (en) |
JP (1) | JP4833544B2 (en) |
Cited By (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070132032A1 (en) * | 2005-12-13 | 2007-06-14 | Chartered Semiconductor | Selective stress relaxation of contact etch stop layer through layout design |
US20080023772A1 (en) * | 2006-07-25 | 2008-01-31 | Elpida Memory, Inc. | Semiconductor device including a germanium silicide film on a selective epitaxial layer |
US20080054371A1 (en) * | 2006-08-31 | 2008-03-06 | Sven Beyer | Transistor having a locally provided metal silicide region in contact areas and a method of forming the transistor |
US20080157208A1 (en) * | 2006-12-29 | 2008-07-03 | Fischer Kevin J | Stressed barrier plug slot contact structure for transistor performance enhancement |
US20080157224A1 (en) * | 2006-12-29 | 2008-07-03 | Fischer Kevin J | Tuned tensile stress low resistivity slot contact structure for n-type transistor performance enhancement |
US20080157223A1 (en) * | 2006-12-28 | 2008-07-03 | Chartered Semiconductor Manufacturing Ltd. | Integrated circuit having a plurality of mosfet devices |
US20080265330A1 (en) * | 2007-04-30 | 2008-10-30 | Martin Gerhardt | Technique for enhancing transistor performance by transistor specific contact design |
US20090166750A1 (en) * | 2007-12-21 | 2009-07-02 | Kentaro Eda | Semiconductor device and manufacturing method thereof |
US20090321837A1 (en) * | 2008-06-30 | 2009-12-31 | Andy Wei | Contact trenches for enhancing stress transfer in closely spaced transistors |
US20100013025A1 (en) * | 2007-03-29 | 2010-01-21 | Fujitsu Microelectronics Limited | Semiconductor device and manufacturing method thereof |
US20100327367A1 (en) * | 2009-06-30 | 2010-12-30 | Ralf Richter | Contact optimization for enhancing stress transfer in closely spaced transistors |
US20120061766A1 (en) * | 2010-09-09 | 2012-03-15 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
US20120074502A1 (en) * | 2010-09-28 | 2012-03-29 | International Business Machines Corporation | Use of contacts to create differential stresses on devices |
US8507350B2 (en) | 2011-09-21 | 2013-08-13 | United Microelectronics Corporation | Fabricating method of semiconductor elements |
US20130240997A1 (en) * | 2012-03-19 | 2013-09-19 | International Business Machines Corporation | Contact bars for modifying stress in semiconductor device and related method |
US20150243663A1 (en) * | 2014-02-24 | 2015-08-27 | United Microelectronics Corp. | Method for manufacturing semiconductor device and device manufactured using the same |
US20150255552A1 (en) * | 2013-01-11 | 2015-09-10 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
FR3020500A1 (en) * | 2014-04-24 | 2015-10-30 | Commissariat Energie Atomique | PROCESS FOR PRODUCING AN IMPROVED FIELD EFFECT TRANSISTOR |
US9196528B2 (en) | 2010-09-28 | 2015-11-24 | Globalfoundries Inc. | Use of contacts to create differential stresses on devices |
US20220093616A1 (en) * | 2020-09-23 | 2022-03-24 | Taiwan Semiconductor Manufacturing Company Limited | Ferroelectric memory device using back-end-of-line (beol) thin film access transistors and methods for forming the same |
US11469228B2 (en) | 2020-04-20 | 2022-10-11 | Samsung Electronics Co., Ltd. | Semiconductor device |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4618068B2 (en) * | 2005-09-21 | 2011-01-26 | ソニー株式会社 | Semiconductor device |
US7183613B1 (en) * | 2005-11-15 | 2007-02-27 | International Business Machines Corporation | Method and structure for enhancing both NMOSFET and PMOSFET performance with a stressed film |
JP2008047720A (en) * | 2006-08-17 | 2008-02-28 | Elpida Memory Inc | Method of manufacturing semiconductor device |
US7949985B2 (en) * | 2007-06-01 | 2011-05-24 | Synopsys, Inc. | Method for compensation of process-induced performance variation in a MOSFET integrated circuit |
JP2014049472A (en) * | 2012-08-29 | 2014-03-17 | Toshiba Corp | Semiconductor memory device |
US9400968B2 (en) * | 2013-08-14 | 2016-07-26 | Ricoh Company, Ltd. | Three-dimensional indexing protocol |
US9449986B1 (en) | 2015-10-13 | 2016-09-20 | Samsung Electronics Co., Ltd. | 3-dimensional memory device having peripheral circuit devices having source/drain contacts with different spacings |
JP6744430B2 (en) * | 2016-05-19 | 2020-08-19 | シムビ ロボティクス, インコーポレイテッドSimbe Robotics, Inc. | How to automatically generate a shelf allocation table that assigns products to a shelf structure in a store |
TWI720077B (en) | 2016-12-07 | 2021-03-01 | 聯華電子股份有限公司 | Layout of semiconductor device |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6982465B2 (en) * | 2000-12-08 | 2006-01-03 | Renesas Technology Corp. | Semiconductor device with CMOS-field-effect transistors having improved drain current characteristics |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0697109A (en) * | 1992-09-16 | 1994-04-08 | Fujitsu Ltd | Semiconductor device |
JPH06163577A (en) * | 1992-11-20 | 1994-06-10 | Nippon Steel Corp | Semiconductor device |
JPH06268167A (en) * | 1993-03-16 | 1994-09-22 | Nippon Steel Corp | Manufacture of cmos-type semiconductor device |
JP3001441B2 (en) * | 1996-12-06 | 2000-01-24 | 日本電気アイシーマイコンシステム株式会社 | Semiconductor device layout structure and method of forming the same |
JP2001244468A (en) * | 2000-03-02 | 2001-09-07 | Sony Corp | Semiconductor device and method for its manufacture |
JP4767390B2 (en) | 2000-05-19 | 2011-09-07 | エルピーダメモリ株式会社 | DRAM |
JP3907921B2 (en) * | 2000-06-19 | 2007-04-18 | 富士通株式会社 | Manufacturing method of semiconductor device |
JP3906032B2 (en) * | 2001-02-16 | 2007-04-18 | 三洋電機株式会社 | Semiconductor device |
JP2003179157A (en) * | 2001-12-10 | 2003-06-27 | Nec Corp | Mos semiconductor device |
JP2003197906A (en) * | 2001-12-28 | 2003-07-11 | Fujitsu Ltd | Semiconductor device and complementary semiconductor device |
JP4152636B2 (en) * | 2002-02-06 | 2008-09-17 | プロモス テクノロジーズ インコーポレイテッド | Method for forming metal contact of semiconductor device |
JP4456816B2 (en) * | 2003-01-29 | 2010-04-28 | 川崎マイクロエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
JP2004335741A (en) * | 2003-05-08 | 2004-11-25 | Renesas Technology Corp | Semiconductor device |
KR100541656B1 (en) * | 2004-08-03 | 2006-01-11 | 삼성전자주식회사 | Cmos device with improved performance and fabrication method thereof |
-
2004
- 2004-12-17 JP JP2004366215A patent/JP4833544B2/en active Active
-
2005
- 2005-10-26 US US11/258,034 patent/US20060131662A1/en not_active Abandoned
-
2009
- 2009-03-17 US US12/405,668 patent/US7821138B2/en active Active
-
2010
- 2010-09-15 US US12/882,643 patent/US20110001193A1/en not_active Abandoned
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6982465B2 (en) * | 2000-12-08 | 2006-01-03 | Renesas Technology Corp. | Semiconductor device with CMOS-field-effect transistors having improved drain current characteristics |
Cited By (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7888214B2 (en) * | 2005-12-13 | 2011-02-15 | Globalfoundries Singapore Pte. Ltd. | Selective stress relaxation of contact etch stop layer through layout design |
US20070132032A1 (en) * | 2005-12-13 | 2007-06-14 | Chartered Semiconductor | Selective stress relaxation of contact etch stop layer through layout design |
US7795689B2 (en) * | 2006-07-25 | 2010-09-14 | Elpida Memory, Inc. | Semiconductor device including a germanium silicide film on a selective epitaxial layer |
US20080023772A1 (en) * | 2006-07-25 | 2008-01-31 | Elpida Memory, Inc. | Semiconductor device including a germanium silicide film on a selective epitaxial layer |
US20080054371A1 (en) * | 2006-08-31 | 2008-03-06 | Sven Beyer | Transistor having a locally provided metal silicide region in contact areas and a method of forming the transistor |
WO2008027473A2 (en) * | 2006-08-31 | 2008-03-06 | Advanced Micro Devices, Inc. | A transistor having a locally provided metal silicide region in contact areas and a method of forming the transistor |
WO2008027473A3 (en) * | 2006-08-31 | 2008-04-17 | Advanced Micro Devices Inc | A transistor having a locally provided metal silicide region in contact areas and a method of forming the transistor |
US7799682B2 (en) * | 2006-08-31 | 2010-09-21 | Globalfoundries Inc. | Transistor having a locally provided metal silicide region in contact areas and a method of forming the transistor |
US7932178B2 (en) * | 2006-12-28 | 2011-04-26 | Globalfoundries Singapore Pte. Ltd. | Integrated circuit having a plurality of MOSFET devices |
US20080157223A1 (en) * | 2006-12-28 | 2008-07-03 | Chartered Semiconductor Manufacturing Ltd. | Integrated circuit having a plurality of mosfet devices |
US20080157224A1 (en) * | 2006-12-29 | 2008-07-03 | Fischer Kevin J | Tuned tensile stress low resistivity slot contact structure for n-type transistor performance enhancement |
US8278718B2 (en) | 2006-12-29 | 2012-10-02 | Intel Corporation | Stressed barrier plug slot contact structure for transistor performance enhancement |
US8120119B2 (en) * | 2006-12-29 | 2012-02-21 | Intel Corporation | Stressed barrier plug slot contact structure for transistor performance enhancement |
US7968952B2 (en) * | 2006-12-29 | 2011-06-28 | Intel Corporation | Stressed barrier plug slot contact structure for transistor performance enhancement |
US20110133259A1 (en) * | 2006-12-29 | 2011-06-09 | Fischer Kevin J | Stressed barrier plug slot contact structure for transistor performance enhancement |
US20080157208A1 (en) * | 2006-12-29 | 2008-07-03 | Fischer Kevin J | Stressed barrier plug slot contact structure for transistor performance enhancement |
US7719062B2 (en) * | 2006-12-29 | 2010-05-18 | Intel Corporation | Tuned tensile stress low resistivity slot contact structure for n-type transistor performance enhancement |
US8461652B2 (en) * | 2007-03-29 | 2013-06-11 | Fujitsu Semiconductor Limited | Semiconductor device having an n-channel MOS transistor, a p-channel MOS transistor and a contracting film |
US20100013025A1 (en) * | 2007-03-29 | 2010-01-21 | Fujitsu Microelectronics Limited | Semiconductor device and manufacturing method thereof |
US8697513B2 (en) | 2007-03-29 | 2014-04-15 | Fujitsu Semiconductor Limited | Manufacturing method of semiconductor device having N-channel MOS transistor, P-channel MOS transistor and expanding or contracting film |
KR101380880B1 (en) * | 2007-04-30 | 2014-04-02 | 글로벌파운드리즈 인크. | Semiconductor device for enhancing transistor performance by transistor specific contact design |
US20110215415A1 (en) * | 2007-04-30 | 2011-09-08 | Globalfoundries Inc. | Technique for Enhancing Transistor Performance by Transistor Specific Contact Design |
DE102007020258B4 (en) | 2007-04-30 | 2018-06-28 | Globalfoundries Inc. | Technique for improving the transistor conduction behavior by a transistor-specific contact design |
US20080265330A1 (en) * | 2007-04-30 | 2008-10-30 | Martin Gerhardt | Technique for enhancing transistor performance by transistor specific contact design |
WO2008133832A1 (en) * | 2007-04-30 | 2008-11-06 | Advanced Micro Devices, Inc. | A technique for enhancing transistor performance by transistor specific contact design |
US7964970B2 (en) | 2007-04-30 | 2011-06-21 | GlobalFoundries, Inc. | Technique for enhancing transistor performance by transistor specific contact design |
US8541885B2 (en) | 2007-04-30 | 2013-09-24 | Globalfoundries Inc. | Technique for enhancing transistor performance by transistor specific contact design |
GB2461209A (en) * | 2007-04-30 | 2009-12-30 | Advanced Micro Devices Inc | A technique for enhancing transistor performance by transistor specific contact design |
US20090166750A1 (en) * | 2007-12-21 | 2009-07-02 | Kentaro Eda | Semiconductor device and manufacturing method thereof |
US8004084B2 (en) | 2007-12-21 | 2011-08-23 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
WO2010002447A1 (en) * | 2008-06-30 | 2010-01-07 | Advanced Micro Devices, Inc. | Contact trenches for enhancing stress transfer in closely spaced transistors |
US20090321837A1 (en) * | 2008-06-30 | 2009-12-31 | Andy Wei | Contact trenches for enhancing stress transfer in closely spaced transistors |
US8390127B2 (en) * | 2008-06-30 | 2013-03-05 | Advanced Micro Devices, Inc. | Contact trenches for enhancing stress transfer in closely spaced transistors |
DE102008030852A1 (en) * | 2008-06-30 | 2010-01-07 | Advanced Micro Devices, Inc., Sunnyvale | Contact trenches for better stress transmission in transistors with a small distance |
DE102009031111B4 (en) * | 2009-06-30 | 2011-04-28 | Globalfoundries Dresden Module One Llc & Co. Kg | Contact optimization to improve stress transmission in dense transistors |
US8384161B2 (en) * | 2009-06-30 | 2013-02-26 | Globalfoundries Inc. | Contact optimization for enhancing stress transfer in closely spaced transistors |
DE102009031111A1 (en) * | 2009-06-30 | 2011-01-05 | Globalfoundries Dresden Module One Llc & Co. Kg | Contact optimization to improve stress transmission in dense transistors |
US20100327367A1 (en) * | 2009-06-30 | 2010-12-30 | Ralf Richter | Contact optimization for enhancing stress transfer in closely spaced transistors |
US20120061766A1 (en) * | 2010-09-09 | 2012-03-15 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
US8502321B2 (en) * | 2010-09-09 | 2013-08-06 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
US9196528B2 (en) | 2010-09-28 | 2015-11-24 | Globalfoundries Inc. | Use of contacts to create differential stresses on devices |
US20120074502A1 (en) * | 2010-09-28 | 2012-03-29 | International Business Machines Corporation | Use of contacts to create differential stresses on devices |
US8815671B2 (en) * | 2010-09-28 | 2014-08-26 | International Business Machines Corporation | Use of contacts to create differential stresses on devices |
US8507350B2 (en) | 2011-09-21 | 2013-08-13 | United Microelectronics Corporation | Fabricating method of semiconductor elements |
US20130240997A1 (en) * | 2012-03-19 | 2013-09-19 | International Business Machines Corporation | Contact bars for modifying stress in semiconductor device and related method |
US20150255552A1 (en) * | 2013-01-11 | 2015-09-10 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
US20150243663A1 (en) * | 2014-02-24 | 2015-08-27 | United Microelectronics Corp. | Method for manufacturing semiconductor device and device manufactured using the same |
FR3020500A1 (en) * | 2014-04-24 | 2015-10-30 | Commissariat Energie Atomique | PROCESS FOR PRODUCING AN IMPROVED FIELD EFFECT TRANSISTOR |
US9548210B2 (en) | 2014-04-24 | 2017-01-17 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Fabrication method of a transistor with improved field effect |
US11469228B2 (en) | 2020-04-20 | 2022-10-11 | Samsung Electronics Co., Ltd. | Semiconductor device |
US20220093616A1 (en) * | 2020-09-23 | 2022-03-24 | Taiwan Semiconductor Manufacturing Company Limited | Ferroelectric memory device using back-end-of-line (beol) thin film access transistors and methods for forming the same |
US11825661B2 (en) * | 2020-09-23 | 2023-11-21 | Taiwan Semiconductor Manufacturing Company Limited | Mobility enhancement by source and drain stress layer of implantation in thin film transistors |
Also Published As
Publication number | Publication date |
---|---|
JP2006173468A (en) | 2006-06-29 |
US20110001193A1 (en) | 2011-01-06 |
JP4833544B2 (en) | 2011-12-07 |
US20090200582A1 (en) | 2009-08-13 |
US7821138B2 (en) | 2010-10-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7821138B2 (en) | Semiconductor device with an improved operating property | |
US6870179B2 (en) | Increasing stress-enhanced drive current in a MOS transistor | |
US8008724B2 (en) | Structure and method to enhance both nFET and pFET performance using different kinds of stressed layers | |
KR100637829B1 (en) | Semiconductor device and a cmos integrated circuit device | |
US20060214237A1 (en) | Using different gate dielectrics with NMOS and PMOS transistors of a complementary metal oxide semiconductor integrated circuit | |
US7205617B2 (en) | Semiconductor device including active regions and gate electrodes for field effect transistors, with a trench formed between the active regions | |
CN101341591B (en) | Semiconductor device and method for manufacturing same | |
US20070196972A1 (en) | Semiconductor device having carrier mobility raised by generating strain in channel region and its manufacture method | |
US7244644B2 (en) | Undercut and residual spacer prevention for dual stressed layers | |
JP2007158322A (en) | Strained silicon cmos device | |
US7608889B2 (en) | Lateral diffusion metal-oxide-semiconductor structure | |
US7923759B2 (en) | Metal gate semiconductor device and manufacturing method | |
US6432784B1 (en) | Method of forming L-shaped nitride spacers | |
US8084328B2 (en) | Semiconductor device including I/O oxide nitrided core oxide on substrate | |
US7268399B2 (en) | Enhanced PMOS via transverse stress | |
US10714583B2 (en) | MOS transistor with reduced hump effect | |
JP2008288405A (en) | Hetero structure field effect transistor | |
JP2010010266A (en) | Method for manufacturing semiconductor device and semiconductor device | |
US11270886B2 (en) | Transistor comprising a lengthened gate | |
US20120007246A1 (en) | Semiconductor device and method for fabricating the same | |
US8432003B2 (en) | Semiconductor device | |
US20050258512A1 (en) | Topographically elevated microelectronic capacitor structure | |
JP2006164998A (en) | Semiconductor device and manufacturing method of the same | |
JPH07122740A (en) | Semiconductor device | |
US20050156254A1 (en) | Ultra-shallow metal oxide surface channel MOS transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YAMADA, MASARU;TSUTSUI, MASAFUMI;MORITA, KIYOYUKI;REEL/FRAME:016979/0529;SIGNING DATES FROM 20051006 TO 20051013 |
|
AS | Assignment |
Owner name: PANASONIC CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.;REEL/FRAME:021897/0570 Effective date: 20081001 Owner name: PANASONIC CORPORATION,JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.;REEL/FRAME:021897/0570 Effective date: 20081001 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |