US20060125098A1 - Transistor device having a delafossite material - Google Patents
Transistor device having a delafossite material Download PDFInfo
- Publication number
- US20060125098A1 US20060125098A1 US11/346,029 US34602906A US2006125098A1 US 20060125098 A1 US20060125098 A1 US 20060125098A1 US 34602906 A US34602906 A US 34602906A US 2006125098 A1 US2006125098 A1 US 2006125098A1
- Authority
- US
- United States
- Prior art keywords
- forming
- channel
- gate
- source
- drain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000463 material Substances 0.000 title claims abstract description 23
- 239000010409 thin film Substances 0.000 claims description 47
- 238000000034 method Methods 0.000 claims description 39
- 239000000758 substrate Substances 0.000 claims description 10
- 239000004065 semiconductor Substances 0.000 claims description 9
- 229910016510 CuCrO2 Inorganic materials 0.000 claims description 7
- 229910016514 CuFeO2 Inorganic materials 0.000 claims description 7
- 229910016425 CuYO2 Inorganic materials 0.000 claims description 7
- 238000000059 patterning Methods 0.000 claims description 7
- 229910018572 CuAlO2 Inorganic materials 0.000 claims description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 6
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 claims description 6
- 238000000151 deposition Methods 0.000 claims description 6
- -1 CuScO2 Inorganic materials 0.000 claims description 4
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 3
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 3
- 229910052681 coesite Inorganic materials 0.000 claims description 3
- BERDEBHAJNAUOM-UHFFFAOYSA-N copper(I) oxide Inorganic materials [Cu]O[Cu] BERDEBHAJNAUOM-UHFFFAOYSA-N 0.000 claims description 3
- 229910052593 corundum Inorganic materials 0.000 claims description 3
- 229910052906 cristobalite Inorganic materials 0.000 claims description 3
- KRFJLUBVMFXRPN-UHFFFAOYSA-N cuprous oxide Chemical compound [O-2].[Cu+].[Cu+] KRFJLUBVMFXRPN-UHFFFAOYSA-N 0.000 claims description 3
- 239000003989 dielectric material Substances 0.000 claims description 3
- 238000005530 etching Methods 0.000 claims description 3
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 claims description 3
- 239000000377 silicon dioxide Substances 0.000 claims description 3
- 229910052682 stishovite Inorganic materials 0.000 claims description 3
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 claims description 3
- 229910052905 tridymite Inorganic materials 0.000 claims description 3
- 229910001845 yogo sapphire Inorganic materials 0.000 claims description 3
- 239000000203 mixture Substances 0.000 claims 6
- 238000001459 lithography Methods 0.000 claims 1
- 108091006146 Channels Proteins 0.000 description 35
- 239000010408 film Substances 0.000 description 7
- 230000010354 integration Effects 0.000 description 7
- 239000000243 solution Substances 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 238000002347 injection Methods 0.000 description 4
- 239000007924 injection Substances 0.000 description 4
- 238000007641 inkjet printing Methods 0.000 description 4
- 230000003287 optical effect Effects 0.000 description 4
- 238000004528 spin coating Methods 0.000 description 4
- 108010075750 P-Type Calcium Channels Proteins 0.000 description 3
- 230000009977 dual effect Effects 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 239000012780 transparent material Substances 0.000 description 3
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 229920003023 plastic Polymers 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 238000006467 substitution reaction Methods 0.000 description 2
- 239000004698 Polyethylene Substances 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000010017 direct printing Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000000608 laser ablation Methods 0.000 description 1
- 239000012705 liquid precursor Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920001230 polyarylate Polymers 0.000 description 1
- 239000004417 polycarbonate Substances 0.000 description 1
- 229920000515 polycarbonate Polymers 0.000 description 1
- 229920000573 polyethylene Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229920000098 polyolefin Polymers 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000725 suspension Substances 0.000 description 1
- OFIYHXOOOISSDN-UHFFFAOYSA-N tellanylidenegallium Chemical compound [Te]=[Ga] OFIYHXOOOISSDN-UHFFFAOYSA-N 0.000 description 1
- 238000007736 thin film deposition technique Methods 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
- H01L29/78648—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate arranged on opposing sides of the channel
Definitions
- Thin film transistors are of great interest in the semiconductor industry as they represent a more universally applicable technology than traditional transistor devices. In some cases, thin film transistors also provide new properties that designers may leverage for great advantage. One interesting property is transparency.
- FIG. 1 is a schematic cross-section of an exemplary embodiment bottom gate p-type transparent channel thin film transistor
- FIG. 2 is a schematic cross-section of an exemplary embodiment top gate p-type transparent channel thin film transistor
- FIG. 3 is a schematic cross-section of an exemplary embodiment bottom gate p-type transparent channel thin film transistor
- FIG. 4 is a schematic cross-section of an exemplary embodiment top gate p-type transparent channel thin film transistor
- FIGS. 5 and 6 are schematic cross-sections of exemplary embodiment dual gate p-type transparent channel thin film transistors
- FIG. 7 is a schematic cross-section of a portion of an exemplary embodiment CMOS circuit including a p-type transparent thin film transistor.
- FIG. 8 is a schematic cross-section of an exemplary CMOS circuit with an embodiment of an integrated device.
- the disclosed subject matter concerns transparent channel thin film transistors and a p-type transparent channel thin film transistor.
- an undoped or lightly doped delafossite material forms a p-type channel in a thin film transistor.
- gate, source, drain regions and isolations are also formed from transparent materials to form a completely transparent device.
- Additional embodiments of the invention concern the integration of a p-type transparent delafossite channel transistor as the basis for a complementary metal oxide semiconductor (CMOS) circuit.
- CMOS complementary metal oxide semiconductor
- a p-type transparent delafossite channel transistor may be integrated with conventional n-channel transparent thin film transistors for forming a CMOS circuit in accordance with embodiments of the invention.
- a CMOS transparent thin film circuit is thereby formed, and extends the general advantages of complementary circuits to a transparent channel thin film transistor circuit.
- Thin film transistors of the embodiments of the invention have the general applicability of thin film transistors.
- Transparent device embodiments of the invention may be particularly well suited to display applications. Transparent devices are less likely to be affected by light than non-transparent devices, as the transparent devices absorb little to no energy from light.
- Thin film transistors of example embodiments of the invention may be solution-processed at low temperatures. Choosing delafossite materials that are either soluble in a solution or capable of suspension in a solution permits processing by a solution technique, e.g., ink jet printing or spin coating.
- the solution-processed thin film transistors may be fabricated by simple techniques, e.g., direct printing of circuits. Screen printing is an example technique for patterning drain and source regions of solution-processed thin film transistors.
- FIG. 1 shows an exemplary embodiment bottom gate thin-film transistor 8 .
- a p-type transparent channel 10 is controlled by co-planar source and drain contacts 12 , 14 and a gate contact 16 , which is isolated from the transparent channel 10 by gate dielectric 18 .
- a substrate 20 upon which the transistor 8 is formed should have good dielectric properties and be compatible with the thin film materials used to form the transistor 8 .
- Suitable exemplary substrates include glass and plastic. Particular examples include polycarbonate, polyarylate, polyethylenterephtalate (PET), polyestersulfone (PES), polyimide, polyolefin, and polyethylene naphtthalate (PEN).
- Embodiments of the transistor 8 include partially transparent devices, e.g., where the p-type transparent channel 10 is the only transparent thin film, as well as completely transparent devices, i.e., where all of the thin films are formed from transparent materials. Additional embodiments include the use of a transparent substrate.
- the p-type transparent channel 10 is a delafossite film that is undoped or lightly doped. In lightly doped layers, the delafossite has a doping level low enough to maintain its transparency and semiconductor performance.
- lightly doped embodiments of the invention include doping levels that result in a carrier (hole) concentration of less than ⁇ 10 17 cm ⁇ 3 .
- the apparent optical band gap of undoped delafossites is in the near-UV range, while heavily doped (and conductive) films may be nearly opaque.
- Delafossites are the materials having the crystal structure of CuFeO 2 .
- Example delafossites include CuScO 2 , CuAlO 2 , CuYO 2 , CuFeO 2 , CuCrO 2 , CuGaO 2 , CulnO 2 , AgCoO 2 , AgGaO 2 , AglnO 2 , AgScO 2 , and AgCrO 2 .
- Any dopant suitable to provide hole carriers may be used.
- CuYO 2 and CulnO 2 can be doped p-type using Ca.
- CuCrO 2 can be doped p-type using Mg. Also, processing that results in a slight surplus of oxygen is often used to obtain p-type conductivity in these materials, and if controlled properly, may produce light doping levels for use as a p-type semiconductor channel in a transistor. Undoped and lightly doped p-type channels will yield an enhancement-mode or weakly depletion-mode transistor device. A negative gate voltage will draw holes from the source and drain contacts 12 , 14 to the p-type channel 10 in a region near its interface with the gate dielectric 18 . Undoped and lightly doped delafossite films additionally have the advantage of providing a reasonably small positive gate voltage to deplete holes from the channel, thereby producing a relatively low gate voltage turn-off condition.
- the gate dielectric 18 may be a film of SiO 2 , Si 3 N 4 , Al 2 O 3 , Ta 2 O 5 , HfO 2 , ZrO 2 , or the like.
- the gate contact and source/drain layers may, for example, be formed from a transparent conductor (i.e., a p-type doped wide-band gap semiconductor) such as p-type doped GaN, BaCu 2 S 2 , NiO, Cu 2 O, or various delafossites (CuScO 2 , CuAlO 2 , CuYO 2 , CuFeO 2 , CuCrO 2 , CuGaO 2 , CulnO 2 , AgCoO 2 , AgGaO 2 , AglnO 2 , AgScO 2 , AgCrO 2 ), or the like.
- Gate contact and source/drain layers may also comprise metals such as Au, Pt, Pd, Ni, Cu, W, Mo, Cr, Ag, In, Sn, Ga, Zn, Al, Ti, or the like.
- a source and drain contact material may be selected for a desired level of electrical performance. Overall device performance is likely to vary significantly for devices built using various source/drain contact materials. If the source, drain and gate contact films are formed of transparent materials, appropriate gate materials will likely also be transparent, thereby producing a complete device that is substantially transparent.
- the delafossite channel 10 and transistor 8 have the capability to provide hole injection in the undoped or lightly doped channel, thereby creating a p-type device.
- Other transparent semiconductors typically have a high ionization potential (separation between valence band edge and vacuum level), e.g. in the range of 6-8 eV.
- Hole injection into the transparent channel is achieved when the source and drain contacts are formed of a material (metal or doped semiconductor) having a work function that is nearly equal to or greater than the ionization potential of the channel material.
- high work function metals e.g., Au, Pd and Pt, have work functions smaller than 6 eV.
- the lower ionization potential of the undoped and lightly doped delafossite materials provides the ability meet the conditions for hole injection.
- FIGS. 2-6 Other exemplary embodiment transistors of the invention are shown in FIGS. 2-6 .
- the reference numerals from FIG. 1 are adopted to label similar elements in FIGS. 2-6 .
- FIG. 2 shows an exemplary embodiment top gate p-type transparent channel thin film transistor 22 with co-planar source and drain contacts 12 and 14 .
- FIG. 3 shows an exemplary embodiment bottom gate p-type transparent channel thin film transistor 24 with staggered contacts.
- FIG. 4 shows an exemplary embodiment top gate p-type transparent channel thin film transistor 26 with staggered contacts.
- FIG. 5 illustrates an exemplary embodiment dual gate p-type transparent channel thin film transistor 28 .
- FIG. 6 illustrates another exemplary embodiment dual gate p-type transparent channel thin film transistor 30 .
- FIG. 7 shows a portion of an exemplary embodiment CMOS circuit 32 including a p-type transparent thin film transistor 34 and an n-type transparent thin film transistor 36 .
- the p-type transparent thin film transistor 34 includes an undoped or lightly doped transparent thin film channel 10 .
- the n-type transparent thin film transistor 36 includes an n-type transparent thin film channel 38 , for example ZnO.
- Alternative embodiments include CMOS integrations that include non-transparent thin film transistors, both n-type and p-type.
- Source 12 , drain 14 and gate 16 contacts form part of a circuit interconnect pattern in the CMOS circuit 32 . While two transistors are shown, the circuit 32 may include many transistors.
- the circuit may be arranged, for example, as an integrated circuit where transistors 34 and 36 , and other transistors in the integrated circuit act as switches.
- the circuit arrangement and applied voltages may provide amplification, for example.
- the circuit arrangement and applied voltages may also provide operation as a load device, for example to provide a resistance in a CMOS circuit.
- the undoped or lightly doped delafossite channel 10 uses a negative voltage to draw holes from the source 12 and drain 14 into the channel near the gate insulator.
- a range of negative voltages for a CMOS integrated circuit arranged in a CMOS switch configuration produces a conducting operation in the switch. As mentioned above, reasonable positive gate voltages will deplete the channel of free holes to turn off the transistor.
- Thin-film deposition techniques such as evaporation (thermal, e-beam), sputtering (DC, RF, ion beam), chemical vapor deposition (CVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), and the like may be employed. Alternate methods may also be employed, such as solution-based deposition from a liquid precursor (spin-coating, inkjet printing, etc). Film patterning may employ traditional photolithography combined with etching or lift-off processes, or may use alternate techniques such as shadow masking or direct-write patterning (i.e., inkjet printing).
- an initial deposition on the substrate 20 is an inkjet printing of a solution-based conductor to form the gate contact 16 .
- the gate contact 16 may be part of a circuit interconnect pattern, for example patterned by a direct write process.
- a spin coating is used to deposit gate contact material, which is then patterned by a photolithography and etching procedure, or perhaps a more sophisticated process such as laser ablation.
- a spin coating process for example, then deposits gate dielectric material 18 . Additional direct write steps form the channel 10 , and the gate and source contacts.
- FIG. 8 shows an exemplary embodiment including a CMOS circuit 32 in accordance with FIG. 7 combined with an integrated device 40 .
- the entire CMOS thin film circuit 32 is formed to be transparent, i.e., p-type thin film transistors 34 and n-type thin film transistors 36 are formed as transparent devices.
- the substrate 20 is also transparent, e.g., a transparent plastic.
- the integrated device 40 may be, for example, an emissive display or include receptors for sensing or encoding or some other function.
- the integrated device 40 may be in the form of a thick film integration, e.g., silicon wafer based integration or a group III-V based integration, bonded or otherwise attached to the substrate 20 .
- CMOS circuit is transparent, one optical path that may be defined to the integrated device 40 is through the CMOS circuit 32 . This provides designers with an added level of flexibility, as electronics embodied in the CMOS thin film circuit 32 may be placed irrespective of optical paths necessary for device operation. In other embodiments of a display or sensor, the CMOS thin film circuit 32 is outside of the optical paths in an integrated device. A fully transparent CMOS thin film circuit 32 or a CMOS circuit 32 with transparent channels is less likely to be affected by light in a display or sensor device.
Abstract
A transistor device includes a channel of p-type substantially transparent delafossite material. Source and drain contacts are interfaced to the channel. Gate dielectric is between a gate contact and the channel.
Description
- This application is a divisional application and claims the benefit and priority of U.S. patent application Ser. No. 10/738,690 filed Dec. 17, 2003.
- Thin film transistors are of great interest in the semiconductor industry as they represent a more universally applicable technology than traditional transistor devices. In some cases, thin film transistors also provide new properties that designers may leverage for great advantage. One interesting property is transparency.
-
FIG. 1 is a schematic cross-section of an exemplary embodiment bottom gate p-type transparent channel thin film transistor; -
FIG. 2 is a schematic cross-section of an exemplary embodiment top gate p-type transparent channel thin film transistor; -
FIG. 3 is a schematic cross-section of an exemplary embodiment bottom gate p-type transparent channel thin film transistor; -
FIG. 4 is a schematic cross-section of an exemplary embodiment top gate p-type transparent channel thin film transistor; -
FIGS. 5 and 6 are schematic cross-sections of exemplary embodiment dual gate p-type transparent channel thin film transistors; -
FIG. 7 is a schematic cross-section of a portion of an exemplary embodiment CMOS circuit including a p-type transparent thin film transistor; and -
FIG. 8 is a schematic cross-section of an exemplary CMOS circuit with an embodiment of an integrated device. - The disclosed subject matter concerns transparent channel thin film transistors and a p-type transparent channel thin film transistor. In embodiments, an undoped or lightly doped delafossite material forms a p-type channel in a thin film transistor. In example embodiments, gate, source, drain regions and isolations are also formed from transparent materials to form a completely transparent device. Additional embodiments of the invention concern the integration of a p-type transparent delafossite channel transistor as the basis for a complementary metal oxide semiconductor (CMOS) circuit. A p-type transparent delafossite channel transistor may be integrated with conventional n-channel transparent thin film transistors for forming a CMOS circuit in accordance with embodiments of the invention. A CMOS transparent thin film circuit is thereby formed, and extends the general advantages of complementary circuits to a transparent channel thin film transistor circuit.
- Thin film transistors of the embodiments of the invention have the general applicability of thin film transistors. Transparent device embodiments of the invention may be particularly well suited to display applications. Transparent devices are less likely to be affected by light than non-transparent devices, as the transparent devices absorb little to no energy from light.
- Thin film transistors of example embodiments of the invention may be solution-processed at low temperatures. Choosing delafossite materials that are either soluble in a solution or capable of suspension in a solution permits processing by a solution technique, e.g., ink jet printing or spin coating. The solution-processed thin film transistors may be fabricated by simple techniques, e.g., direct printing of circuits. Screen printing is an example technique for patterning drain and source regions of solution-processed thin film transistors.
- Embodiments of thin film transistor devices will now be illustrated. In the description, particular exemplary devices and device applications will be used for purposes of illustration, but the embodiments of the invention are not limited to the formation of the particular illustrated devices. Dimensions and illustrated devices may be exaggerated for purposes of illustration and understanding of the embodiments. Reference numerals may be used in different embodiments to indicate similar features. The elements of the drawings are not necessarily to scale relative to each other. Rather, emphasis has instead been placed upon clearly illustrating the embodiments of the invention. A device illustrated by a two-dimensional schematic layer structure will be understood by artisans to provide teaching of three-dimensional device structures and integrations.
- Exemplary embodiments will now be discussed with respect to the figures. All device layers in the following description are thin film layers.
FIG. 1 shows an exemplary embodiment bottom gate thin-film transistor 8. A p-typetransparent channel 10 is controlled by co-planar source anddrain contacts gate contact 16, which is isolated from thetransparent channel 10 by gate dielectric 18. Asubstrate 20 upon which thetransistor 8 is formed should have good dielectric properties and be compatible with the thin film materials used to form thetransistor 8. Suitable exemplary substrates include glass and plastic. Particular examples include polycarbonate, polyarylate, polyethylenterephtalate (PET), polyestersulfone (PES), polyimide, polyolefin, and polyethylene naphtthalate (PEN). - Embodiments of the
transistor 8 include partially transparent devices, e.g., where the p-typetransparent channel 10 is the only transparent thin film, as well as completely transparent devices, i.e., where all of the thin films are formed from transparent materials. Additional embodiments include the use of a transparent substrate. The p-typetransparent channel 10 is a delafossite film that is undoped or lightly doped. In lightly doped layers, the delafossite has a doping level low enough to maintain its transparency and semiconductor performance. As an example, lightly doped embodiments of the invention include doping levels that result in a carrier (hole) concentration of less than ˜1017 cm−3. The apparent optical band gap of undoped delafossites is in the near-UV range, while heavily doped (and conductive) films may be nearly opaque. Delafossites are the materials having the crystal structure of CuFeO2. Example delafossites include CuScO2, CuAlO2, CuYO2, CuFeO2, CuCrO2, CuGaO2, CulnO2, AgCoO2, AgGaO2, AglnO2, AgScO2, and AgCrO2. Any dopant suitable to provide hole carriers may be used. For example, CuYO2 and CulnO2 can be doped p-type using Ca. As another example CuCrO2 can be doped p-type using Mg. Also, processing that results in a slight surplus of oxygen is often used to obtain p-type conductivity in these materials, and if controlled properly, may produce light doping levels for use as a p-type semiconductor channel in a transistor. Undoped and lightly doped p-type channels will yield an enhancement-mode or weakly depletion-mode transistor device. A negative gate voltage will draw holes from the source anddrain contacts type channel 10 in a region near its interface with the gate dielectric 18. Undoped and lightly doped delafossite films additionally have the advantage of providing a reasonably small positive gate voltage to deplete holes from the channel, thereby producing a relatively low gate voltage turn-off condition. - Any number of materials may be employed for the gate dielectric 18,
gate contact 16,source 12 anddrain 14. The gate dielectric 18 for example may be a film of SiO2, Si3N4, Al2O3, Ta2O5, HfO2, ZrO2, or the like. The gate contact and source/drain layers may, for example, be formed from a transparent conductor (i.e., a p-type doped wide-band gap semiconductor) such as p-type doped GaN, BaCu2S2, NiO, Cu2O, or various delafossites (CuScO2, CuAlO2, CuYO2, CuFeO2, CuCrO2, CuGaO2, CulnO2, AgCoO2, AgGaO2, AglnO2, AgScO2, AgCrO2), or the like. Gate contact and source/drain layers may also comprise metals such as Au, Pt, Pd, Ni, Cu, W, Mo, Cr, Ag, In, Sn, Ga, Zn, Al, Ti, or the like. - It is beneficial to choose a source and drain contact material to produce efficient hole injection from the source into the p-
type delafossite channel 10 at the source/channel interface. Materials may be selected for a desired level of electrical performance. Overall device performance is likely to vary significantly for devices built using various source/drain contact materials. If the source, drain and gate contact films are formed of transparent materials, appropriate gate materials will likely also be transparent, thereby producing a complete device that is substantially transparent. - The
delafossite channel 10 andtransistor 8 have the capability to provide hole injection in the undoped or lightly doped channel, thereby creating a p-type device. Other transparent semiconductors typically have a high ionization potential (separation between valence band edge and vacuum level), e.g. in the range of 6-8 eV. Hole injection into the transparent channel is achieved when the source and drain contacts are formed of a material (metal or doped semiconductor) having a work function that is nearly equal to or greater than the ionization potential of the channel material. However, even high work function metals, e.g., Au, Pd and Pt, have work functions smaller than 6 eV. The lower ionization potential of the undoped and lightly doped delafossite materials provides the ability meet the conditions for hole injection. - Other exemplary embodiment transistors of the invention are shown in
FIGS. 2-6 . The reference numerals fromFIG. 1 are adopted to label similar elements inFIGS. 2-6 .FIG. 2 shows an exemplary embodiment top gate p-type transparent channelthin film transistor 22 with co-planar source anddrain contacts FIG. 3 shows an exemplary embodiment bottom gate p-type transparent channelthin film transistor 24 with staggered contacts.FIG. 4 shows an exemplary embodiment top gate p-type transparent channelthin film transistor 26 with staggered contacts.FIG. 5 illustrates an exemplary embodiment dual gate p-type transparent channelthin film transistor 28.FIG. 6 illustrates another exemplary embodiment dual gate p-type transparent channelthin film transistor 30. -
FIG. 7 shows a portion of an exemplaryembodiment CMOS circuit 32 including a p-type transparentthin film transistor 34 and an n-type transparentthin film transistor 36. The p-type transparentthin film transistor 34 includes an undoped or lightly doped transparentthin film channel 10. The n-type transparentthin film transistor 36 includes an n-type transparentthin film channel 38, for example ZnO. Alternative embodiments include CMOS integrations that include non-transparent thin film transistors, both n-type and p-type.Source 12, drain 14 andgate 16 contacts form part of a circuit interconnect pattern in theCMOS circuit 32. While two transistors are shown, thecircuit 32 may include many transistors. The circuit may be arranged, for example, as an integrated circuit wheretransistors delafossite channel 10 uses a negative voltage to draw holes from thesource 12 and drain 14 into the channel near the gate insulator. A range of negative voltages for a CMOS integrated circuit arranged in a CMOS switch configuration produces a conducting operation in the switch. As mentioned above, reasonable positive gate voltages will deplete the channel of free holes to turn off the transistor. - A variety of techniques are available for the formation of p-type transparent channel thin-film transistors, and circuits that include these transistors. Thin-film deposition techniques such as evaporation (thermal, e-beam), sputtering (DC, RF, ion beam), chemical vapor deposition (CVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), and the like may be employed. Alternate methods may also be employed, such as solution-based deposition from a liquid precursor (spin-coating, inkjet printing, etc). Film patterning may employ traditional photolithography combined with etching or lift-off processes, or may use alternate techniques such as shadow masking or direct-write patterning (i.e., inkjet printing).
- With reference to the
transistor 8 ofFIG. 1 , an initial deposition on thesubstrate 20 is an inkjet printing of a solution-based conductor to form thegate contact 16. Thegate contact 16 may be part of a circuit interconnect pattern, for example patterned by a direct write process. In an alternate embodiment, a spin coating is used to deposit gate contact material, which is then patterned by a photolithography and etching procedure, or perhaps a more sophisticated process such as laser ablation. A spin coating process, for example, then depositsgate dielectric material 18. Additional direct write steps form thechannel 10, and the gate and source contacts. -
FIG. 8 shows an exemplary embodiment including aCMOS circuit 32 in accordance withFIG. 7 combined with anintegrated device 40. In a preferred embodiment, the entire CMOSthin film circuit 32 is formed to be transparent, i.e., p-typethin film transistors 34 and n-typethin film transistors 36 are formed as transparent devices. Thesubstrate 20 is also transparent, e.g., a transparent plastic. Theintegrated device 40 may be, for example, an emissive display or include receptors for sensing or encoding or some other function. Theintegrated device 40 may be in the form of a thick film integration, e.g., silicon wafer based integration or a group III-V based integration, bonded or otherwise attached to thesubstrate 20. It might also be an additional thin film integration formed on the backside of thesubstrate 20. Because the CMOS circuit is transparent, one optical path that may be defined to theintegrated device 40 is through theCMOS circuit 32. This provides designers with an added level of flexibility, as electronics embodied in the CMOSthin film circuit 32 may be placed irrespective of optical paths necessary for device operation. In other embodiments of a display or sensor, the CMOSthin film circuit 32 is outside of the optical paths in an integrated device. A fully transparent CMOSthin film circuit 32 or aCMOS circuit 32 with transparent channels is less likely to be affected by light in a display or sensor device. - While specific embodiments of the present invention have been shown and described, it should be understood that other modifications, substitutions and alternatives are apparent to one of ordinary skill in the art. Such modifications, substitutions and alternatives can be made without departing from the spirit and scope of the invention, which should be determined from the appended claims.
Claims (23)
1. A method of using a transistor device, the transistor device comprising a channel of p-type substantially transparent delafossite material, a source contact interfaced to said channel, a drain contact interfaced to said channel, a gate contact, and a gate dielectric between said gate contact and said channel, the method comprising:
arranging the transistor device with additional transistor devices;
providing voltages to said source, drain and gate contacts to induce conduction in said channel.
2. The method of claim 1 , wherein said providing voltages comprises providing a negative voltage to said gate to draw holes from one or both of said source and drain contacts.
3. The method of claim 2 , further comprising providing additional voltages to operate the transistor device, said providing additional voltages comprising a providing a turn-off voltage to said gate contact.
4. The method of claim 1 , wherein said arranging arranges the transistor device with additional transistor devices in a switch circuit configuration.
5. The method of claim 1 , wherein said arranging arranges the transistor device with additional transistor devices in an amplifier circuit configuration.
6. The method of claim 1 , wherein said arranging arranges the transistor device with additional transistor devices in a load circuit configuration.
7. A method of forming a transistor device, the method comprising:
in an appropriate sequence for a desired transistor configuration, depositing thin film layers including thin film gate, source, and drain contacts, gate dielectric and a substantially transparent delafossite channel; and
at appropriate times during the appropriate sequence, patterning the thin film layers.
8. The method of claim 7 , wherein depositing comprises applying solution-based deposition techniques.
9. The method of claim 8 , wherein said solution-based deposition techniques comprise direct write techniques.
10. The method of claim 9 , wherein said patterning comprises a lithography and etching process.
11. The method of claim 9 , wherein said patterning comprises a direct-write patterning.
12. A method of forming a transistor device, the method comprising:
forming a channel of a p-type substantially transparent delafossite material;
forming a source contact interfaced to said channel;
forming a drain contact interfaced to said channel;
forming a gate contact; and
forming a gate dielectric between said gate contact and said channel.
13. The method of claim 12 , wherein forming said channel further comprises forming said channel using an undoped p-type substantially transparent delafossite material.
14. The method of claim 12 , wherein forming said gate contact further comprises forming said gate contact over a substrate, wherein forming said gate dielectric further comprises forming said gate dielectric upon said gate contact, and wherein forming said channel further comprises forming said channel upon said gate dielectric, wherein said additional.
15. The method of claim 3 , further comprising:
forming an additional gate dielectric; and
forming an additional gate contact, wherein said additional dielectric and said additional gate contact is formed upon said channel and said source and drain contacts.
16. The method of claim 12 , wherein forming said channel further comprises forming said channel of said p-type substantially transparent delafossite material using a channel material selected from the group consisting of CuScO2, CuAlO2, CuYO2, CuFeO2, CuCrO2, CuGaO2, CulnO2, AgCoO2, AgGaO2, AglnO2, AgScO2, AgCrO2 and mixtures thereof.
17. The method of claim 12 , wherein forming said gate dielectric further comprises forming said gate dielectric using a dielectric material selected from the group consisting of SiO2, Si3N4, Al2O3, Ta2O5, HfO2, ZrO2, and mixtures thereof.
18. The method of claim 12 , wherein forming said source, drain and gate contacts further comprises forming said source, drain and gate contacts using a doped semiconductor selected from the group consisting of GaN, BaCu2S2, NiO, Cu2O, CuScO2, CuAlO2, CuYO2, CuFeO2, CuCrO2, CuGaO2, CulnO2, AgCoO2, AgGaO2, AglnO2, AgScO2, AgCrO2, and mixtures thereof.
19. The method of claim 1 , wherein forming said source and drain contacts further comprises forming said source and drain contacts upon a substrate, wherein forming said channel further comprises forming said channel upon said substrate, and wherein forming said gate dielectric further comprises forming said gate dielectric upon said source and drain contacts and said channel.
20. The method of claim 19 , wherein forming said channel further comprises forming said channel of said p-type substantially transparent delafossite material using a channel material selected from the group consisting of CuScO2, CuAlO2, CuYO2, CuFeO2, CuCrO2, CuGaO2, CulnO2, AgCoO2, AgGaO2, AglnO2, AgScO2, AgCrO2, and mixtures thereof.
21. The method of claim 19 , wherein forming said gate dielectric further comprises forming said gate dielectric using a dielectric material selected from the group consisting of SiO2, Si3N4, Al2O3, Ta2O5, HfO2, ZrO2, and mixtures thereof
22. The method of claim 19 , wherein forming said source, drain and gate contacts further comprises forming said source, drain and gate contacts using a doped semiconductor selected from the group consisting of GaN, BaCu2S2, NiO, Cu2O, CuScO2, CuAlO2, CuYO2, CuFeO2, CuCrO2, CuGaO2, CulnO2, AgCoO2, AgGaO2, AglnO2, AgScO2, AgCrO2, and mixtures thereof
23. The method of claim 12 , wherein forming each of said source, drain and gate contacts, and said gate dielectric further comprises:
forming a transparent source contact;
forming a transparent drain contact;
forming a transparent gate contact; and
forming a transparent gate dielectric wherein a transparent device is formed.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/346,029 US20060125098A1 (en) | 2003-12-17 | 2006-02-02 | Transistor device having a delafossite material |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/738,690 US7026713B2 (en) | 2003-12-17 | 2003-12-17 | Transistor device having a delafossite material |
US11/346,029 US20060125098A1 (en) | 2003-12-17 | 2006-02-02 | Transistor device having a delafossite material |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/738,690 Division US7026713B2 (en) | 2003-12-17 | 2003-12-17 | Transistor device having a delafossite material |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060125098A1 true US20060125098A1 (en) | 2006-06-15 |
Family
ID=34523178
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/738,690 Expired - Lifetime US7026713B2 (en) | 2003-12-17 | 2003-12-17 | Transistor device having a delafossite material |
US11/346,029 Abandoned US20060125098A1 (en) | 2003-12-17 | 2006-02-02 | Transistor device having a delafossite material |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/738,690 Expired - Lifetime US7026713B2 (en) | 2003-12-17 | 2003-12-17 | Transistor device having a delafossite material |
Country Status (6)
Country | Link |
---|---|
US (2) | US7026713B2 (en) |
EP (1) | EP1544907B1 (en) |
JP (1) | JP2005183984A (en) |
KR (1) | KR101120151B1 (en) |
CN (1) | CN100483741C (en) |
TW (1) | TWI335079B (en) |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070261951A1 (en) * | 2006-04-06 | 2007-11-15 | Yan Ye | Reactive sputtering zinc oxide transparent conductive oxides onto large area substrates |
US20070273515A1 (en) * | 2004-10-08 | 2007-11-29 | Mackenzie J D | RF and/or RF identification tag/device having an integrated interposer, and methods for making and using the same |
US20080264777A1 (en) * | 2007-04-27 | 2008-10-30 | Yan Ye | Thin film semiconductor material produced through reactive sputtering of zinc target using nitrogen gases |
US20090050884A1 (en) * | 2007-08-02 | 2009-02-26 | Yan Ye | Thin film transistors using thin film semiconductor materials |
US20090233424A1 (en) * | 2008-03-14 | 2009-09-17 | Yan Ye | Thin film metal oxynitride semiconductors |
US20090236597A1 (en) * | 2008-03-20 | 2009-09-24 | Applied Materials, Inc. | Process to make metal oxide thin film transistor array with etch stopping layer |
US20090239359A1 (en) * | 2008-03-24 | 2009-09-24 | Applied Materials, Inc. | Integrated process system and process sequence for production of thin film transistor arrays using doped or compounded metal oxide semiconductor |
US20100001346A1 (en) * | 2008-07-02 | 2010-01-07 | Applied Materials,Inc. | Treatment of Gate Dielectric for Making High Performance Metal Oxide and Metal Oxynitride Thin Film Transistors |
US20100282320A1 (en) * | 2007-09-25 | 2010-11-11 | First Solar, Inc. | Photovoltaic Devices Including an Interfacial Layer |
US20110070691A1 (en) * | 2009-09-24 | 2011-03-24 | Applied Materials, Inc. | Methods of fabricating metal oxide or metal oxynitride tfts using wet process for source-drain metal etch |
US20110073463A1 (en) * | 2009-09-28 | 2011-03-31 | Applied Materials, Inc. | Methods for stable process in a reactive sputtering process using zinc or doped zinc target |
US20110101333A1 (en) * | 2009-10-30 | 2011-05-05 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US8809850B2 (en) | 2009-12-11 | 2014-08-19 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having switching transistor that includes oxide semiconductor material |
US9219158B2 (en) | 2008-10-24 | 2015-12-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US9318512B2 (en) | 2008-10-24 | 2016-04-19 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US11749686B2 (en) | 2010-02-05 | 2023-09-05 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102856390B (en) | 2004-03-12 | 2015-11-25 | 独立行政法人科学技术振兴机构 | Comprise the LCD of thin-film transistor or the transition components of OLED display |
US8058652B2 (en) * | 2004-10-28 | 2011-11-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device used as electro-optical device having channel formation region containing first element, and source or drain region containing second element |
EP1770788A3 (en) | 2005-09-29 | 2011-09-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having oxide semiconductor layer and manufacturing method thereof |
JP2007149746A (en) * | 2005-11-24 | 2007-06-14 | National Institute Of Advanced Industrial & Technology | Transparent oxide semiconductor junction |
US7314801B2 (en) * | 2005-12-20 | 2008-01-01 | Palo Alto Research Center Incorporated | Semiconductor device having a surface conducting channel and method of forming |
CN100408166C (en) * | 2006-01-13 | 2008-08-06 | 南京大学 | Visible light responsible photocatalysis material of AgTO2 type composite oxide and its application |
JP5164357B2 (en) * | 2006-09-27 | 2013-03-21 | キヤノン株式会社 | Semiconductor device and manufacturing method of semiconductor device |
JP2009048371A (en) * | 2007-08-17 | 2009-03-05 | Kovio Inc | Rf tag/device having integrated interposer and/or rfid tag/device, production method thereof, and use method |
TWI476921B (en) * | 2008-07-31 | 2015-03-11 | Semiconductor Energy Lab | Semiconductor device and method for manufacturing the same |
TWI431130B (en) * | 2008-12-19 | 2014-03-21 | Applied Materials Inc | Copper delafossite transparent p-type semiconductor: methods of manufacture and applications |
KR20110069454A (en) * | 2009-12-17 | 2011-06-23 | 한국전자통신연구원 | Thin film transistors and methods of forming the same |
CN102656801B (en) * | 2009-12-25 | 2016-04-27 | 株式会社半导体能源研究所 | Storage arrangement, semiconductor device and electronic installation |
US8759917B2 (en) * | 2010-01-04 | 2014-06-24 | Samsung Electronics Co., Ltd. | Thin-film transistor having etch stop multi-layer and method of manufacturing the same |
CN102939659B (en) * | 2010-06-11 | 2016-08-17 | 株式会社半导体能源研究所 | Semiconductor device and the manufacture method of semiconductor device |
US20120001179A1 (en) * | 2010-07-02 | 2012-01-05 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
JP2012216780A (en) | 2011-03-31 | 2012-11-08 | Ricoh Co Ltd | P-type oxide, p-type oxide manufacturing composition, p-type oxide manufacturing method, semiconductor element, display element, image display device and system |
JP5783094B2 (en) | 2011-11-30 | 2015-09-24 | 株式会社リコー | P-type oxide, composition for producing p-type oxide, method for producing p-type oxide, semiconductor element, display element, image display apparatus, and system |
JP6547273B2 (en) | 2013-12-26 | 2019-07-24 | 株式会社リコー | p-type oxide semiconductor, composition for producing p-type oxide semiconductor, method for producing p-type oxide semiconductor, semiconductor element, display element, image display device, and system |
US9985139B2 (en) | 2014-11-12 | 2018-05-29 | Qualcomm Incorporated | Hydrogenated p-channel metal oxide semiconductor thin film transistors |
US9685542B2 (en) | 2014-12-30 | 2017-06-20 | Qualcomm Incorporated | Atomic layer deposition of P-type oxide semiconductor thin films |
US9647135B2 (en) | 2015-01-22 | 2017-05-09 | Snaptrack, Inc. | Tin based p-type oxide semiconductor and thin film transistor applications |
JP6665536B2 (en) * | 2016-01-12 | 2020-03-13 | 株式会社リコー | Oxide semiconductor |
CN105489656A (en) * | 2016-01-15 | 2016-04-13 | 河南大学 | P-type oxide semiconductor thin-film transistor and preparing method thereof |
LU100461B1 (en) * | 2017-09-27 | 2019-03-29 | Luxembourg Inst Science & Tech List | Field-effect transistor with a total control of the electrical conductivity on its channel |
KR102145387B1 (en) | 2019-01-07 | 2020-08-18 | 한양대학교 산학협력단 | Thin film transistors and a method for fabricating the same |
US11670720B2 (en) | 2020-11-25 | 2023-06-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4242374A (en) * | 1979-04-19 | 1980-12-30 | Exxon Research & Engineering Co. | Process for thin film deposition of metal and mixed metal chalcogenides displaying semi-conductor properties |
US6713785B2 (en) * | 2001-12-13 | 2004-03-30 | Fuji Xerox Co., Ltd. | Thin film transistor and display device having the same |
US6727522B1 (en) * | 1998-11-17 | 2004-04-27 | Japan Science And Technology Corporation | Transistor and semiconductor device |
US6979435B1 (en) * | 2001-04-03 | 2005-12-27 | Northwestern University | p-Type transparent conducting oxides and methods for preparation |
US20080283830A1 (en) * | 2007-05-14 | 2008-11-20 | Micron Technology, Inc. | Zinc-tin oxide thin-film transistors |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0667187A (en) * | 1992-08-19 | 1994-03-11 | Seiko Epson Corp | Active matrix liquid crystal display device |
TW232751B (en) * | 1992-10-09 | 1994-10-21 | Semiconductor Energy Res Co Ltd | Semiconductor device and method for forming the same |
DE69635107D1 (en) * | 1995-08-03 | 2005-09-29 | Koninkl Philips Electronics Nv | SEMICONDUCTOR ARRANGEMENT WITH A TRANSPARENT CIRCUIT ELEMENT |
JP3850978B2 (en) * | 1998-03-31 | 2006-11-29 | 独立行政法人科学技術振興機構 | Conductive transparent oxide |
JP2000228516A (en) | 1999-02-08 | 2000-08-15 | Tdk Corp | Semiconductor laminated thin film, electronic device and diode |
JP3398638B2 (en) * | 2000-01-28 | 2003-04-21 | 科学技術振興事業団 | LIGHT EMITTING DIODE, SEMICONDUCTOR LASER AND METHOD FOR MANUFACTURING THE SAME |
US6998656B2 (en) * | 2003-02-07 | 2006-02-14 | Hewlett-Packard Development Company, L.P. | Transparent double-injection field-effect transistor |
US6821811B2 (en) * | 2002-08-02 | 2004-11-23 | Semiconductor Energy Laboratory Co., Ltd. | Organic thin film transistor and method of manufacturing the same, and semiconductor device having the organic thin film transistor |
US7250930B2 (en) * | 2003-02-07 | 2007-07-31 | Hewlett-Packard Development Company, L.P. | Transparent active-matrix display |
-
2003
- 2003-12-17 US US10/738,690 patent/US7026713B2/en not_active Expired - Lifetime
-
2004
- 2004-06-28 TW TW093118774A patent/TWI335079B/en not_active IP Right Cessation
- 2004-12-08 EP EP04257620.7A patent/EP1544907B1/en active Active
- 2004-12-14 KR KR1020040105445A patent/KR101120151B1/en active IP Right Grant
- 2004-12-17 JP JP2004365861A patent/JP2005183984A/en active Pending
- 2004-12-17 CN CNB2004100818312A patent/CN100483741C/en not_active Expired - Fee Related
-
2006
- 2006-02-02 US US11/346,029 patent/US20060125098A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4242374A (en) * | 1979-04-19 | 1980-12-30 | Exxon Research & Engineering Co. | Process for thin film deposition of metal and mixed metal chalcogenides displaying semi-conductor properties |
US6727522B1 (en) * | 1998-11-17 | 2004-04-27 | Japan Science And Technology Corporation | Transistor and semiconductor device |
US6979435B1 (en) * | 2001-04-03 | 2005-12-27 | Northwestern University | p-Type transparent conducting oxides and methods for preparation |
US6713785B2 (en) * | 2001-12-13 | 2004-03-30 | Fuji Xerox Co., Ltd. | Thin film transistor and display device having the same |
US20080283830A1 (en) * | 2007-05-14 | 2008-11-20 | Micron Technology, Inc. | Zinc-tin oxide thin-film transistors |
Cited By (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070273515A1 (en) * | 2004-10-08 | 2007-11-29 | Mackenzie J D | RF and/or RF identification tag/device having an integrated interposer, and methods for making and using the same |
US9953259B2 (en) | 2004-10-08 | 2018-04-24 | Thin Film Electronics, Asa | RF and/or RF identification tag/device having an integrated interposer, and methods for making and using the same |
US8884765B2 (en) | 2004-10-08 | 2014-11-11 | Thin Film Electronics Asa | RF and/or RF identification tag/device having an integrated interposer, and methods for making and using the same |
US20070261951A1 (en) * | 2006-04-06 | 2007-11-15 | Yan Ye | Reactive sputtering zinc oxide transparent conductive oxides onto large area substrates |
US8614007B2 (en) | 2007-04-27 | 2013-12-24 | Applied Materials, Inc. | Thin film semiconductor material produced through reactive sputtering of zinc target using nitrogen gases |
US20080264777A1 (en) * | 2007-04-27 | 2008-10-30 | Yan Ye | Thin film semiconductor material produced through reactive sputtering of zinc target using nitrogen gases |
US7927713B2 (en) | 2007-04-27 | 2011-04-19 | Applied Materials, Inc. | Thin film semiconductor material produced through reactive sputtering of zinc target using nitrogen gases |
US10629581B2 (en) | 2007-04-27 | 2020-04-21 | Applied Materials, Inc. | Thin film semiconductor material produced through reactive sputtering of zinc target using nitrogen gases |
US20090050884A1 (en) * | 2007-08-02 | 2009-02-26 | Yan Ye | Thin film transistors using thin film semiconductor materials |
US7994508B2 (en) | 2007-08-02 | 2011-08-09 | Applied Materials, Inc. | Thin film transistors using thin film semiconductor materials |
US8294148B2 (en) | 2007-08-02 | 2012-10-23 | Applied Materials, Inc. | Thin film transistors using thin film semiconductor materials |
US20100282320A1 (en) * | 2007-09-25 | 2010-11-11 | First Solar, Inc. | Photovoltaic Devices Including an Interfacial Layer |
US20090233424A1 (en) * | 2008-03-14 | 2009-09-17 | Yan Ye | Thin film metal oxynitride semiconductors |
US8980066B2 (en) | 2008-03-14 | 2015-03-17 | Applied Materials, Inc. | Thin film metal oxynitride semiconductors |
US20090236597A1 (en) * | 2008-03-20 | 2009-09-24 | Applied Materials, Inc. | Process to make metal oxide thin film transistor array with etch stopping layer |
US8143093B2 (en) | 2008-03-20 | 2012-03-27 | Applied Materials, Inc. | Process to make metal oxide thin film transistor array with etch stopping layer |
US7879698B2 (en) | 2008-03-24 | 2011-02-01 | Applied Materials, Inc. | Integrated process system and process sequence for production of thin film transistor arrays using doped or compounded metal oxide semiconductor |
US20090239359A1 (en) * | 2008-03-24 | 2009-09-24 | Applied Materials, Inc. | Integrated process system and process sequence for production of thin film transistor arrays using doped or compounded metal oxide semiconductor |
US8809132B2 (en) | 2008-07-02 | 2014-08-19 | Applied Materials, Inc. | Capping layers for metal oxynitride TFTs |
US8012794B2 (en) | 2008-07-02 | 2011-09-06 | Applied Materials, Inc. | Capping layers for metal oxynitride TFTS |
US8101949B2 (en) | 2008-07-02 | 2012-01-24 | Applied Materials, Inc. | Treatment of gate dielectric for making high performance metal oxide and metal oxynitride thin film transistors |
US20100001346A1 (en) * | 2008-07-02 | 2010-01-07 | Applied Materials,Inc. | Treatment of Gate Dielectric for Making High Performance Metal Oxide and Metal Oxynitride Thin Film Transistors |
US8258511B2 (en) | 2008-07-02 | 2012-09-04 | Applied Materials, Inc. | Thin film transistors using multiple active channel layers |
US20100001274A1 (en) * | 2008-07-02 | 2010-01-07 | Applied Materials, Inc. | Capping Layers for Metal Oxynitride TFTS |
US8349669B2 (en) | 2008-07-02 | 2013-01-08 | Applied Materials, Inc. | Thin film transistors using multiple active channel layers |
US8435843B2 (en) | 2008-07-02 | 2013-05-07 | Applied Materials, Inc. | Treatment of gate dielectric for making high performance metal oxide and metal oxynitride thin film transistors |
US20100001272A1 (en) * | 2008-07-02 | 2010-01-07 | Applied Materials, Inc. | Thin film transistors using multiple active channel layers |
US11563124B2 (en) | 2008-10-24 | 2023-01-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device including flip-flop circuit which includes transistors |
US10153380B2 (en) | 2008-10-24 | 2018-12-11 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US10763372B2 (en) | 2008-10-24 | 2020-09-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device with dual and single gate structure transistors |
US9219158B2 (en) | 2008-10-24 | 2015-12-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US9318512B2 (en) | 2008-10-24 | 2016-04-19 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US9601603B2 (en) | 2008-10-24 | 2017-03-21 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US10170632B2 (en) | 2008-10-24 | 2019-01-01 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device including oxide semiconductor layer |
US20110070691A1 (en) * | 2009-09-24 | 2011-03-24 | Applied Materials, Inc. | Methods of fabricating metal oxide or metal oxynitride tfts using wet process for source-drain metal etch |
US7988470B2 (en) | 2009-09-24 | 2011-08-02 | Applied Materials, Inc. | Methods of fabricating metal oxide or metal oxynitride TFTs using wet process for source-drain metal etch |
US8298879B2 (en) | 2009-09-24 | 2012-10-30 | Applied Materials, Inc. | Methods of fabricating metal oxide or metal oxynitride TFTS using wet process for source-drain metal etch |
US8840763B2 (en) | 2009-09-28 | 2014-09-23 | Applied Materials, Inc. | Methods for stable process in a reactive sputtering process using zinc or doped zinc target |
US20110073463A1 (en) * | 2009-09-28 | 2011-03-31 | Applied Materials, Inc. | Methods for stable process in a reactive sputtering process using zinc or doped zinc target |
US20110101333A1 (en) * | 2009-10-30 | 2011-05-05 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US8901559B2 (en) | 2009-12-11 | 2014-12-02 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having inverter circuit with terminal electrically connected to transistor that includes oxide semiconductor material |
US9893204B2 (en) | 2009-12-11 | 2018-02-13 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having transistor including two oxide semiconductor layers having different lattice constants |
US9508742B2 (en) | 2009-12-11 | 2016-11-29 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having switching transistor that includes oxide semiconductor material |
US9209251B2 (en) | 2009-12-11 | 2015-12-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having switching transistor that includes oxide semiconductor material |
US8809850B2 (en) | 2009-12-11 | 2014-08-19 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having switching transistor that includes oxide semiconductor material |
US11749686B2 (en) | 2010-02-05 | 2023-09-05 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
KR20050061323A (en) | 2005-06-22 |
KR101120151B1 (en) | 2012-03-23 |
TW200522361A (en) | 2005-07-01 |
TWI335079B (en) | 2010-12-21 |
US7026713B2 (en) | 2006-04-11 |
US20050133917A1 (en) | 2005-06-23 |
JP2005183984A (en) | 2005-07-07 |
EP1544907A1 (en) | 2005-06-22 |
EP1544907B1 (en) | 2020-02-12 |
CN100483741C (en) | 2009-04-29 |
CN1630098A (en) | 2005-06-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7026713B2 (en) | Transistor device having a delafossite material | |
US8242497B2 (en) | Metal transistor device | |
US8101947B2 (en) | System and method for manufacturing a thin-film device | |
US9053937B2 (en) | Semiconductor device and method of manufacturing the same | |
US20070069209A1 (en) | Transparent thin film transistor (TFT) and its method of manufacture | |
JP2007081362A (en) | Transparent thin film transistor and its manufacturing method | |
US9812560B2 (en) | Field effect transistor and method for manufacturing the same | |
US9312368B2 (en) | Graphene device including separated junction contacts and method of manufacturing the same | |
JP2018019074A (en) | Transistor and semiconductor device | |
KR20090041100A (en) | Transparent thin film transistor and method for manufacturing the same | |
US20170338248A1 (en) | Transistor array panel and method of manufacturing thereof | |
JP2018019073A (en) | Transistor and semiconductor device | |
KR101904383B1 (en) | Method for doping 2d semiconductor using atomic layer deposition and method for fabricating cmos device comprising the same | |
US10283533B2 (en) | Transistor array panel including transistor with top electrode being electrically connected to source electrode and manufacturing method thereof | |
KR102385114B1 (en) | Multi-channel thin film transistor and manufacturing method by the same | |
KR101041866B1 (en) | Method of fabricating Semiconductor Device | |
Ma | Engineering Considerations for the Design of High Performance Zinc Oxide Thin Film Transistors | |
CN116190455A (en) | Back gate type oxide semiconductor device and preparation method thereof | |
Turner | Zinc Oxide MESFET Transistors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |