US20050275580A1 - Double-sampled integrator system and method thereof - Google Patents
Double-sampled integrator system and method thereof Download PDFInfo
- Publication number
- US20050275580A1 US20050275580A1 US10/857,041 US85704104A US2005275580A1 US 20050275580 A1 US20050275580 A1 US 20050275580A1 US 85704104 A US85704104 A US 85704104A US 2005275580 A1 US2005275580 A1 US 2005275580A1
- Authority
- US
- United States
- Prior art keywords
- terminal
- differential
- signal
- capacitive element
- integrator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 34
- 239000003990 capacitor Substances 0.000 claims abstract description 59
- 238000005070 sampling Methods 0.000 claims abstract description 39
- 230000010354 integration Effects 0.000 claims description 6
- 230000008878 coupling Effects 0.000 claims 23
- 238000010168 coupling process Methods 0.000 claims 23
- 238000005859 coupling reaction Methods 0.000 claims 23
- 230000011664 signaling Effects 0.000 claims 3
- 238000012544 monitoring process Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 8
- 239000004065 semiconductor Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001902 propagating effect Effects 0.000 description 1
- 238000013139 quantization Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/322—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M3/324—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement
- H03M3/326—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement by averaging out the errors
- H03M3/338—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement by averaging out the errors by permutation in the time domain, e.g. dynamic element matching
- H03M3/342—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement by averaging out the errors by permutation in the time domain, e.g. dynamic element matching by double sampling, e.g. correlated double sampling
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
Definitions
- the present disclosure relates to semiconductor devices, and more particularly to a semiconductor device comprising an integrator system.
- a method and device reducing the affects of capacitor mismatch and reducing hysteresis would be useful.
- FIG. 1 is a block diagram of an integrator system having a double-sampling feedback sampling module in accordance with a specific embodiment
- FIG. 2 is a timing diagram of signals in accordance with a specific embodiment
- FIG. 3 is a block diagram of a switch control module to generate signals that control the switches of FIG. 1 in accordance with a specific embodiment
- FIGS. 4 , and 5 are block diagrams of an integrator system having a double-sampling common mode correction sampling module in accordance with a specific embodiment
- FIG. 6 is a block diagram of a sigma-delta converter having a double-sampling feedback sampling module and common-mode correction module in accordance with a specific embodiment
- FIG. 7 is a block diagram of an integrator system having a double-sampling feedback sampling module in accordance with a specific embodiment.
- a double-sampled integrator system for use in a sigma-delta converter is disclosed.
- the integrator system reduces or eliminates hysteresis from the system.
- FIG. 1 illustrates an integration system that can be used in a stage of a sigma-delta converter.
- the integration system of FIG. 1 comprises differential feedback sampling portion 10 connected to integrator 40 by differential summing nodes 36 and 37 .
- differential input sampling portion that would also be connected to the summing nodes 36 and 37 .
- Differential feedback sampling portion 10 further comprises differential input 11 , switches 21 - 24 and 26 - 29 , input capacitors 31 and 32 .
- Integrator 40 comprises output capacitors 41 and 42 , differential amplifier 43 .
- the differential input 11 comprises a terminal 16 to receive a negative referenced signal portion, labeled Vi ⁇ , of a differential signal, and a terminal 17 to receive a positive referenced signal portion, labeled Vi+, of the differential signal.
- Switch 21 comprises a first terminal connected to terminal 16 , a second terminal, and a third terminal to receive a signal labeled So+e ⁇ .
- Capacitor 31 comprises a first terminal connected to the second terminal of switch 21 and a second terminal. Capacitor 31 is also labeled Ci+ to indicate it is an input, or sampling, capacitor.
- Switch 26 comprises a first terminal connected to the second terminal of the capacitor 31 , a second terminal, and a third terminal to receive the signal labeled So+e ⁇ .
- Integrator 40 comprises a first differential input terminal connected to the second terminal of the switch 26 , a second differential input terminal, a first differential output terminal, and a second differential output terminal, wherein, relative to each other, the first differential input terminal is the negative reference terminal, and second differential input terminal is the positive reference terminal, and the first differential output terminal is the positive reference terminal and the second differential output terminal is the negative reference terminal.
- Switch 22 comprises a first terminal connected to terminal 17 , a second terminal connected to the first terminal of the capacitor 31 , and a third terminal to receive a signal labeled So ⁇ e+.
- Switch 27 comprises a first terminal connected to the second terminal of the capacitor 31 , a second terminal connected to the second differential input terminal of the Integrator 40 , and a third terminal to receive a signal labeled So ⁇ e+.
- Switch 24 comprises a first terminal connected to terminal 16 , a second terminal, and a third terminal to receive a signal labeled So ⁇ e+.
- Capacitor 32 comprises a first terminal connected to the second terminal of switch 24 and a second terminal. Capacitor 32 is also labeled Ci ⁇ to indicate it is an input, or sampling, capacitor.
- Switch 28 comprises a first terminal connected to the second terminal of the capacitor 32 , a second terminal connected to the first differential input terminal of Integrator 40 , and a third terminal to receive a signal labeled So ⁇ e+.
- Switch 23 comprises a first terminal connected to terminal 17 , a second terminal connected to the first terminal of the capacitor 32 , and a third terminal to receive a signal labeled So+e ⁇ .
- Switch 29 comprises a first terminal connected to the second terminal of the capacitor 32 , a second terminal connected to the second differential input terminal of the Integrator 40 , and a third terminal to receive a signal labeled So+e ⁇ .
- an asserted signal received at the third terminal of a switch disclosed herein results in the switch being closed allowing a signal to propagate between the first and second terminals of the switch
- a negated signal received at the third terminal of a switch disclosed herein results in the switch being opened preventing a signal from propagating between the first and second terminals of the switch.
- the examples herein have chosen a high logic level, e.g., a “1”, to be an asserted signal, and a low logic level, e.g., “0” to be a negated signal.
- FIG. 2 illustrates a timing diagram illustrating the relationship between various signals associated with the present disclosure.
- a clock signal, CK is used to generate an odd clock, CKODD, and an even clock, CKEVEN.
- CKODD is in phase with the clock CK
- CKEVEN is approximately 180 degrees out of phase with CK.
- CKODD and CKEVEN are typically non-overlapping clocks with respect to each other.
- the signal labeled DIFFIN represents the polarity of the differential signal received at differential node 11 .
- each switch of FIG. 1 can be determined based upon the syntax of the control signal it receives.
- a switch that receives signal So ⁇ e+ is closed in response to one of two conditions being met.
- the first condition being when CKODD is being asserted, which also corresponds to CK being asserted, and a value of the differential input signal 11 is negative, e.g., Vi+ ⁇ Vi ⁇ 0 volts.
- the second condition being when CKEVEN is being asserted, which also corresponds to CK being negated, and a value of the differential input signal 11 is positive, e.g., Vi+ ⁇ Vi ⁇ >0 volts.
- a switch that receives signal So+e ⁇ is closed in response to one of two conditions being met.
- the first condition being when CKODD is being asserted and a value of the differential input signal 11 is positive.
- the second condition being when CKEVEN is being asserted and a value of the differential input signal 11 being negative, e.g., Vi+ ⁇ Vi ⁇ 0 volts.
- FIG. 3 illustrates, in block diagram form, a logical representation of a control module to provide separate clock signals for use as the odd and even clocks.
- a clock signal, CKIN is received at a clock generator 51 , which provides clock signals CKODD and CKEVEN, where CKODD is generally in phase with CK and CKEVEN is generally out of phase with CK.
- CKODD and CKEVEN are typically non-overlapping clocks.
- CKODD is provided to an input of a multiplexer that is selected by a low logic value control signal.
- CKEVEN is provided to an input of the multiplexer that is selected by a high logic value control signal.
- the control input of the multiplexer is connected to an output of a comparator 54 , which determines a polarity of the differential input signal Vi.
- the output of multiplexer 52 is provided to a data input of a latch 53 , illustrated specifically as a d-flip flop.
- a clocking node of the latch 53 is connected to a component 55 that receives CKIN and provides a clocking pulse to the latch 53 at the end of each time period T 1 -T 10 of FIG. 8 .
- the latch 53 provides control signals So ⁇ e+ and So+e ⁇ .
- FIG. 2 illustrate how control signals So ⁇ e+ and So+e ⁇ are affected by the polarity of a differential input signal DIFFIN received at input 11 .
- a system clock, labeled CK is illustrated. Positive pulses are labeled with an “0” to indicate an odd clock, while negative pulses of CK are labeled with an “E” to indicate an even clock.
- DIFFIN is in a high state from time T 1 through a portion of time T 4 .
- a “+” indicates the binary value of positive polarity for DIFFIN at the end of a clock cycle, while a “ ⁇ ” indicates the binary value of negative polarity for DIFFIN.
- DIFFIN is the value that will be stored on a sampling capacitor.
- the control syntax is listed to correspond to the FIG.
- C O ( V O + ⁇ V O + Z ⁇ 1 ) ( C I + ⁇ C I ) V R (1)
- C O ( V O ⁇ ⁇ V O ⁇ Z ⁇ 1 ) ⁇ ( C I ⁇ C I ) V R (2)
- the integrator system of FIG. 1 has avoided introducing any hysteresis, as evidenced by the fact that equation 3 has no Z ⁇ 1 term in the right-hand side. Its use in a sigma-delta modulator provides a double-sampling signal-delta modulator without hysteresis and without capacitor mismatch error.
- the two capacitor method illustrated in FIG. 1 does not correct for common-mode, therefore, a common mode correction circuit would typically be used in a sigma-delta converter utilizing the double-sampling technique illustrated.
- FIG. 4 illustrates a switched capacitor system that can be used in a stage of a sigma-delta converter.
- the switched capacitor system of FIG. 4 comprises differential feedback sampling portion 110 connected to integrator 140 by differential summing nodes 136 and 137 .
- a differential input sampling portion that would typically be connected to the summing nodes 136 and 137 .
- the switched capacitor system of FIG. 4 includes a common mode sampling portion 110 that comprises terminals 116 - 119 , switches 121 - 124 and 126 - 129 , and capacitors 131 and 132 .
- the integrator portion 140 comprises output capacitors 141 and 142 , integrator 140 , and differential output 112 .
- the sampling circuit 110 performs a double-sampled common-mode correction.
- the circuit of FIG. 4 includes terminals 116 - 119 to receive a common-mode voltage signal Vcm.
- Switch 121 comprises a first terminal connected to terminal 116 , a second terminal, and a third terminal to receive a signal labeled So.
- Capacitor 131 comprises a first terminal connected to the second terminal of switch 121 and a second terminal. Capacitor 131 is also labeled Ccm+ to indicate it is used to sample the common mode input.
- Switch 126 comprises a first terminal connected to the second terminal of the capacitor 131 , a second terminal, and a third terminal to receive the signal labeled So.
- Integrator 140 comprises a differential amplifier 143 and capacitors 141 and 142 .
- the differential amplifier includes first and second differential input terminal, and first and second output terminals 151 and 152 respectively.
- the first differential input terminal of the differential amplifier 143 is connected to the second terminal of the switch 126 , wherein, relative to each other, the first differential input terminal is the negative reference terminal, and second differential input terminal is the positive reference terminal, and the first differential output terminal 151 is the positive reference terminal and the second differential output terminal 152 is the negative reference terminal.
- Switch 122 comprises a first terminal connected to the second differential input terminal of the differential amplifier 143 , a second terminal connected to the first terminal of the capacitor 131 , and a third terminal to receive the signal Se.
- Switch 127 comprises a first terminal connected to the second terminal of capacitor 131 , a second terminal connected to the terminal 118 and a third terminal to receive signal Se.
- Switch 124 comprises a first terminal connected to the terminal 117 , a second terminal, and a third terminal to receive signal So.
- Capacitor 132 comprises a first terminal connected to the second terminal of switch 124 and a second terminal. Capacitor 132 is also labeled Ccm ⁇ to indicate it is used to sample the common mode input.
- Switch 128 comprises a first terminal connected to the second terminal of the capacitor 132 , a second terminal, and a third terminal to receive the signal labeled So.
- Switch 123 comprises a first terminal connected to the first differential input terminal of the differential amplifier 143 , a second terminal connected to the first terminal of the capacitor 132 , and a third terminal to receive the signal Se.
- Switch 129 comprises a first terminal connected to the second terminal of capacitor 132 , a second terminal connected to the terminal 119 and a third terminal to receive signal Se.
- each switch of FIG. 4 can be determined based upon the syntax of the signal it receives.
- a switch that receives signal So is closed in response to CKODD is being asserted, which also corresponds to CK being asserted.
- a switch that receives signal Se is closed in response to CKEVEN being asserted, which also corresponds to CK being negated.
- the circuit of FIG. 4 implements a double-sampling method for common-mode correction using only two capacitors, rather than four in previously disclosed methods.
- FIG. 5 illustrates an alternate embodiment of the switched capacitor system of FIG. 4 , wherein the first terminal of the switch 122 is coupled to the second differential input terminal of the differential amplifier 143 , instead of to the first differential input terminal of the differential amplifier 143 . Similarly, the first terminal of the switch 123 is coupled to the second differential input terminal of the differential amplifier 143 , instead of to the first differential input terminal of the differential amplifier 143 .
- FIG. 6 illustrates a two-stage sigma delta converter using the integrator systems of FIGS. 1 and 4 .
- a differential signal to be sampled e.g., Sampled Signal
- the output of integrator 140 is connected to the input of an input sampling circuit 330 that has its output coupled to the summing nodes 36 and 37 of the integrator system of FIG. 1 .
- Feedback is provided from the output of integrator 40 through comparator 160 to the input of the double sampling feedback module 10 from the output of the integrator 40 .
- the feedback is provided to the input sampling module 320 of the first stage of the sigma-delta converter.
- FIG. 7 illustrates another embodiment of an integrator system similar to that of FIG. 1 , where the feedback signal (Vr) is a binary value that is represented by two fixed voltages V DD and V SS .
- the input portion between the input terminals 16 and 17 simplifies, wherein terminal 16 is connected to V DD , terminal 17 is connected to V SS , and the switches 21 - 24 , are controlled by CKODD and CKEVEN directly.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
Description
- 1. Field of the Disclosure
- The present disclosure relates to semiconductor devices, and more particularly to a semiconductor device comprising an integrator system.
- 2. Description of the Related Art
- Traditional single-sampling sigma-delta modulators sample on one clock phase and integrate on the other. Since the differential amplifiers associated with the integrators of single-sampling sigma-delta modulators are only active during the integration phase, both bandwidth and power are wasted when the differential amplifiers are idle during the sampling phase. Better efficiency is obtained with double-sampling sigma-delta modulators, where sampling and integrating occur simultaneously on both phases of the clock. However, known double-sampling sigma-delta modulators suffer from either capacitor mismatch, resulting in additional quantization noise in the signal band, or hysteresis, resulting in a reduction of Signal to Noise Ratio (SNR).
- A method and device reducing the affects of capacitor mismatch and reducing hysteresis would be useful.
- The present disclosure may be better understood, and its numerous features and advantages made apparent to those skilled in the art by referencing the accompanying drawings.
-
FIG. 1 is a block diagram of an integrator system having a double-sampling feedback sampling module in accordance with a specific embodiment; -
FIG. 2 is a timing diagram of signals in accordance with a specific embodiment; -
FIG. 3 is a block diagram of a switch control module to generate signals that control the switches ofFIG. 1 in accordance with a specific embodiment -
FIGS. 4 , and 5 are block diagrams of an integrator system having a double-sampling common mode correction sampling module in accordance with a specific embodiment; -
FIG. 6 is a block diagram of a sigma-delta converter having a double-sampling feedback sampling module and common-mode correction module in accordance with a specific embodiment; -
FIG. 7 is a block diagram of an integrator system having a double-sampling feedback sampling module in accordance with a specific embodiment. - A double-sampled integrator system for use in a sigma-delta converter is disclosed. The integrator system reduces or eliminates hysteresis from the system. The present disclosure will be better understood with reference to the figures discussed herein.
-
FIG. 1 illustrates an integration system that can be used in a stage of a sigma-delta converter. The integration system ofFIG. 1 comprises differentialfeedback sampling portion 10 connected tointegrator 40 bydifferential summing nodes FIG. 1 is a differential input sampling portion that would also be connected to thesumming nodes - Differential
feedback sampling portion 10 further comprisesdifferential input 11, switches 21-24 and 26-29,input capacitors Integrator 40 comprisesoutput capacitors differential amplifier 43. - The
differential input 11 comprises aterminal 16 to receive a negative referenced signal portion, labeled Vi−, of a differential signal, and aterminal 17 to receive a positive referenced signal portion, labeled Vi+, of the differential signal.Switch 21 comprises a first terminal connected toterminal 16, a second terminal, and a third terminal to receive a signal labeled So+e−. Capacitor 31 comprises a first terminal connected to the second terminal ofswitch 21 and a second terminal.Capacitor 31 is also labeled Ci+ to indicate it is an input, or sampling, capacitor.Switch 26 comprises a first terminal connected to the second terminal of thecapacitor 31, a second terminal, and a third terminal to receive the signal labeled So+e−.Integrator 40 comprises a first differential input terminal connected to the second terminal of theswitch 26, a second differential input terminal, a first differential output terminal, and a second differential output terminal, wherein, relative to each other, the first differential input terminal is the negative reference terminal, and second differential input terminal is the positive reference terminal, and the first differential output terminal is the positive reference terminal and the second differential output terminal is the negative reference terminal. -
Switch 22 comprises a first terminal connected toterminal 17, a second terminal connected to the first terminal of thecapacitor 31, and a third terminal to receive a signal labeled So−e+.Switch 27 comprises a first terminal connected to the second terminal of thecapacitor 31, a second terminal connected to the second differential input terminal of theIntegrator 40, and a third terminal to receive a signal labeled So−e+. - Switch 24 comprises a first terminal connected to
terminal 16, a second terminal, and a third terminal to receive a signal labeled So−e+. Capacitor 32 comprises a first terminal connected to the second terminal ofswitch 24 and a second terminal.Capacitor 32 is also labeled Ci− to indicate it is an input, or sampling, capacitor.Switch 28 comprises a first terminal connected to the second terminal of thecapacitor 32, a second terminal connected to the first differential input terminal ofIntegrator 40, and a third terminal to receive a signal labeled So−e+. -
Switch 23 comprises a first terminal connected toterminal 17, a second terminal connected to the first terminal of thecapacitor 32, and a third terminal to receive a signal labeled So+e−.Switch 29 comprises a first terminal connected to the second terminal of thecapacitor 32, a second terminal connected to the second differential input terminal of theIntegrator 40, and a third terminal to receive a signal labeled So+e−. - For purposes of discussion, an asserted signal received at the third terminal of a switch disclosed herein results in the switch being closed allowing a signal to propagate between the first and second terminals of the switch, and a negated signal received at the third terminal of a switch disclosed herein results in the switch being opened preventing a signal from propagating between the first and second terminals of the switch. The examples herein have chosen a high logic level, e.g., a “1”, to be an asserted signal, and a low logic level, e.g., “0” to be a negated signal.
-
FIG. 2 illustrates a timing diagram illustrating the relationship between various signals associated with the present disclosure. Specifically, a clock signal, CK, is used to generate an odd clock, CKODD, and an even clock, CKEVEN. In the embodiment illustrated, CKODD is in phase with the clock CK, and CKEVEN is approximately 180 degrees out of phase with CK. CKODD and CKEVEN are typically non-overlapping clocks with respect to each other. The signal labeled DIFFIN represents the polarity of the differential signal received atdifferential node 11. - The operation of each switch of
FIG. 1 can be determined based upon the syntax of the control signal it receives. A switch that receives signal So−e+ is closed in response to one of two conditions being met. The first condition being when CKODD is being asserted, which also corresponds to CK being asserted, and a value of thedifferential input signal 11 is negative, e.g., Vi+−Vi−<0 volts. The second condition being when CKEVEN is being asserted, which also corresponds to CK being negated, and a value of thedifferential input signal 11 is positive, e.g., Vi+−Vi−>0 volts. - Likewise, a switch that receives signal So+e− is closed in response to one of two conditions being met. The first condition being when CKODD is being asserted and a value of the
differential input signal 11 is positive. The second condition being when CKEVEN is being asserted and a value of thedifferential input signal 11 being negative, e.g., Vi+−Vi−<0 volts. -
FIG. 3 illustrates, in block diagram form, a logical representation of a control module to provide separate clock signals for use as the odd and even clocks. A clock signal, CKIN, is received at a clock generator 51, which provides clock signals CKODD and CKEVEN, where CKODD is generally in phase with CK and CKEVEN is generally out of phase with CK. CKODD and CKEVEN are typically non-overlapping clocks. CKODD is provided to an input of a multiplexer that is selected by a low logic value control signal. CKEVEN is provided to an input of the multiplexer that is selected by a high logic value control signal. The control input of the multiplexer is connected to an output of acomparator 54, which determines a polarity of the differential input signal Vi. The output ofmultiplexer 52 is provided to a data input of alatch 53, illustrated specifically as a d-flip flop. A clocking node of thelatch 53 is connected to acomponent 55 that receives CKIN and provides a clocking pulse to thelatch 53 at the end of each time period T1-T10 ofFIG. 8 . Thelatch 53 provides control signals So−e+ and So+e−. -
FIG. 2 , illustrate how control signals So−e+ and So+e− are affected by the polarity of a differential input signal DIFFIN received atinput 11. A system clock, labeled CK, is illustrated. Positive pulses are labeled with an “0” to indicate an odd clock, while negative pulses of CK are labeled with an “E” to indicate an even clock. DIFFIN is in a high state from time T1 through a portion of time T4. A “+” indicates the binary value of positive polarity for DIFFIN at the end of a clock cycle, while a “−” indicates the binary value of negative polarity for DIFFIN. DIFFIN is the value that will be stored on a sampling capacitor. The control syntax is listed to correspond to theFIG. 1 , where during an odd clock only o+ and o− are referred to, and during an even clock, only e+ and e− are referred to. This is advantageous over the prior art, in that it avoids a situation where on successive clock cycles the same voltage is sampled onto the same sampling capacitor at both inputs of the differential input, despite receiving nonzero differential input. For example, in the prior art, it is possible for an input sequence of . . . 1,−1,−1,−1,1,−1 . . . to yield the same result as the input sequence . . . , 0,0,0,0,0, . . . because a z−1 term based on the previous value of the input is represented in the integrator transfer function. - As illustrated by the values of So−e+ and So+e−, it is not possible to have the same voltage sampled onto the same sampling capacitor during successive clock cycles.
- The function of the integrator system of
FIG. 1 is further described by the equations below. - Referring back to
FIG. 1 and assuming a 1-bit binary feedback is applied to the inputs, if the previous bit, i.e., the value at thedifferential input 11 during the previous clock, is the same as the current bit and is positive, then the function for the integrator system ofFIG. 1 is given by:
CO (VO + −VO + Z −1)=CI +(V I +Z −1 −VI −)
CO (VO − −VO −Z −1)=CI −(VI −Z −1 −VI +)
Let CI =(CI + +CI −)/2 and ΔCI =(CI + −CI −)/2. Then,
CO (VO + −VO +Z −1)=(CI + ΔCI )(VI +Z −1 −VI −)
CO (VO − −VO −Z −1)=(CI −ΔCI )(VI −Z − −VI +) - Let V
I +=VR + and VI −=VR − be constants with VR =VR +−VR −, where VR is the voltage of the feed back signal. Then,
CO (VO + −VO +Z −1)=(CI +ΔCI )VR (1)
CO (VO − −VO −Z −1)=−(CI −ΔCI )VR (2) - Subtracting
equation 2 from equation 1 gives the differential-mode response
CO (VO + −VO −)(1−Z −1)=2CI VR . (3) - If the previous bit is different from the current bit, or if the current bit is negative, then the integrator system function is given by the same equations.
- In contrast to previously known methods, the integrator system of
FIG. 1 has avoided introducing any hysteresis, as evidenced by the fact that equation 3 has noZ −1 term in the right-hand side. Its use in a sigma-delta modulator provides a double-sampling signal-delta modulator without hysteresis and without capacitor mismatch error. The two capacitor method illustrated inFIG. 1 does not correct for common-mode, therefore, a common mode correction circuit would typically be used in a sigma-delta converter utilizing the double-sampling technique illustrated. -
FIG. 4 illustrates a switched capacitor system that can be used in a stage of a sigma-delta converter. The switched capacitor system ofFIG. 4 comprises differentialfeedback sampling portion 110 connected tointegrator 140 by differential summingnodes FIG. 4 is a differential input sampling portion that would typically be connected to the summingnodes FIG. 4 includes a commonmode sampling portion 110 that comprises terminals 116-119, switches 121-124 and 126-129, andcapacitors integrator portion 140 comprisesoutput capacitors integrator 140, anddifferential output 112. - The
sampling circuit 110 performs a double-sampled common-mode correction. The circuit ofFIG. 4 includes terminals 116-119 to receive a common-mode voltage signal Vcm.Switch 121 comprises a first terminal connected toterminal 116, a second terminal, and a third terminal to receive a signal labeled So.Capacitor 131 comprises a first terminal connected to the second terminal ofswitch 121 and a second terminal.Capacitor 131 is also labeled Ccm+ to indicate it is used to sample the common mode input.Switch 126 comprises a first terminal connected to the second terminal of thecapacitor 131, a second terminal, and a third terminal to receive the signal labeled So.Integrator 140 comprises adifferential amplifier 143 andcapacitors second output terminals differential amplifier 143 is connected to the second terminal of theswitch 126, wherein, relative to each other, the first differential input terminal is the negative reference terminal, and second differential input terminal is the positive reference terminal, and the firstdifferential output terminal 151 is the positive reference terminal and the seconddifferential output terminal 152 is the negative reference terminal.Switch 122 comprises a first terminal connected to the second differential input terminal of thedifferential amplifier 143, a second terminal connected to the first terminal of thecapacitor 131, and a third terminal to receive the signal Se.Switch 127 comprises a first terminal connected to the second terminal ofcapacitor 131, a second terminal connected to the terminal 118 and a third terminal to receive signal Se.Switch 124 comprises a first terminal connected to the terminal 117, a second terminal, and a third terminal to receive signal So.Capacitor 132 comprises a first terminal connected to the second terminal ofswitch 124 and a second terminal.Capacitor 132 is also labeled Ccm− to indicate it is used to sample the common mode input.Switch 128 comprises a first terminal connected to the second terminal of thecapacitor 132, a second terminal, and a third terminal to receive the signal labeled So.Switch 123 comprises a first terminal connected to the first differential input terminal of thedifferential amplifier 143, a second terminal connected to the first terminal of thecapacitor 132, and a third terminal to receive the signal Se.Switch 129 comprises a first terminal connected to the second terminal ofcapacitor 132, a second terminal connected to the terminal 119 and a third terminal to receive signal Se. - The operation of each switch of
FIG. 4 can be determined based upon the syntax of the signal it receives. A switch that receives signal So is closed in response to CKODD is being asserted, which also corresponds to CK being asserted. A switch that receives signal Se is closed in response to CKEVEN being asserted, which also corresponds to CK being negated. The circuit ofFIG. 4 implements a double-sampling method for common-mode correction using only two capacitors, rather than four in previously disclosed methods. -
FIG. 5 illustrates an alternate embodiment of the switched capacitor system ofFIG. 4 , wherein the first terminal of theswitch 122 is coupled to the second differential input terminal of thedifferential amplifier 143, instead of to the first differential input terminal of thedifferential amplifier 143. Similarly, the first terminal of theswitch 123 is coupled to the second differential input terminal of thedifferential amplifier 143, instead of to the first differential input terminal of thedifferential amplifier 143. -
FIG. 6 illustrates a two-stage sigma delta converter using the integrator systems ofFIGS. 1 and 4 . A differential signal to be sampled, e.g., Sampled Signal, is received at aninput sampling module 320 that has a differential output coupled to the summingnodes FIG. 4 . The output ofintegrator 140 is connected to the input of aninput sampling circuit 330 that has its output coupled to the summingnodes FIG. 1 . Feedback is provided from the output ofintegrator 40 throughcomparator 160 to the input of the doublesampling feedback module 10 from the output of theintegrator 40. The feedback is provided to theinput sampling module 320 of the first stage of the sigma-delta converter. It will be appreciated that while a two-stage sigma-delta converter has been illustrated, that the integrator modules disclosed herein can be used with sigma-delta modulator have one stage, or more than two stages, or other architectures of two-stage sigma-delta modulators. -
FIG. 7 illustrates another embodiment of an integrator system similar to that ofFIG. 1 , where the feedback signal (Vr) is a binary value that is represented by two fixed voltages VDD and VSS. The input portion between theinput terminals - In the preceding detailed description of the figures, reference has been made to the accompanying drawings which form a part thereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical, chemical and electrical changes may be made without departing from the spirit or scope of the invention. To avoid detail not necessary to enable those skilled in the art to practice the invention, the description may omit certain information known to those skilled in the art. Furthermore, many other varied embodiments that incorporate the teachings of the invention may be easily constructed by those skilled in the art. For example, while odd and even clocks have been illustrated as relating to specific portions of a clock signal, it will be appreciated that the labels could also be reversed, in addition, a signal other than a feedback signal can be received at the differential input of
FIG. 1 . Accordingly, the present invention is not intended to be limited to the specific form set forth herein, but on the contrary, it is intended to cover such alternatives, modifications, and equivalents, as can be reasonably included within the spirit and scope of the invention. The preceding detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims.
Claims (33)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/857,041 US7068198B2 (en) | 2004-05-28 | 2004-05-28 | Double-sampled integrator system and method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/857,041 US7068198B2 (en) | 2004-05-28 | 2004-05-28 | Double-sampled integrator system and method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050275580A1 true US20050275580A1 (en) | 2005-12-15 |
US7068198B2 US7068198B2 (en) | 2006-06-27 |
Family
ID=35460000
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/857,041 Expired - Fee Related US7068198B2 (en) | 2004-05-28 | 2004-05-28 | Double-sampled integrator system and method thereof |
Country Status (1)
Country | Link |
---|---|
US (1) | US7068198B2 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060132341A1 (en) * | 2004-12-16 | 2006-06-22 | Texas Instruments Incorporated | Systems and methods for mismatch cancellation in switched capacitor circuits |
GB2452524A (en) * | 2007-09-06 | 2009-03-11 | Cambridge Silicon Radio Ltd | A jitter insensitive sigma-delta modulator |
US20100194612A1 (en) * | 2009-01-30 | 2010-08-05 | Freescale Semiconductor, Inc. | Switched-capacitor circuits, integration systems, and methods of operation thereof |
US20100255625A1 (en) * | 2007-09-07 | 2010-10-07 | Fujifilm Manufacturing Europe B.V. | Method and apparatus for atomic layer deposition using an atmospheric pressure glow discharge plasma |
CN107005248A (en) * | 2017-02-17 | 2017-08-01 | 深圳市汇顶科技股份有限公司 | Correlated-double-sampling integrating circuit |
CN108712172A (en) * | 2018-07-26 | 2018-10-26 | 福州大学 | A kind of incremental Sigma-Delta digital analog converters |
DE112013000937B4 (en) | 2012-02-10 | 2021-08-19 | Analog Devices Global | Method and device for separating the reference current from the input signal in a SIGMA-DELTA converter |
DE102018131039B4 (en) | 2017-12-06 | 2021-09-16 | Analog Devices, Inc. | MULTIPLE INPUT DATA CONVERTER USING CODE MODULATION |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7548178B2 (en) * | 2006-03-10 | 2009-06-16 | Nvidia Corporation | Method and apparatus for ADC size and performance optimization |
US9300261B2 (en) * | 2006-03-10 | 2016-03-29 | Nvidia Corporation | Method and apparatus for efficient load biasing |
US7454967B2 (en) * | 2006-07-10 | 2008-11-25 | Lv Sensors, Inc. | Signal conditioning methods and circuits for a capacitive sensing integrated tire pressure sensor |
KR100878304B1 (en) * | 2006-11-03 | 2009-01-14 | 삼성전자주식회사 | Correlated double sampling circuit for performing correlated double sampling and cyclic analog digital convertor device having thereof |
US7605647B1 (en) * | 2008-04-29 | 2009-10-20 | Allegro Microsystems, Inc. | Chopper-stabilized amplifier and magnetic field sensor |
US7843232B2 (en) * | 2009-02-27 | 2010-11-30 | Atmel Corporation | Dual mode, single ended to fully differential converter structure |
US8237489B2 (en) * | 2009-04-07 | 2012-08-07 | Ite Tech. Inc. | Capacitance interface circuit |
US7898353B2 (en) * | 2009-05-15 | 2011-03-01 | Freescale Semiconductor, Inc. | Clock conditioning circuit |
KR101136808B1 (en) * | 2010-06-25 | 2012-04-13 | 에스케이하이닉스 주식회사 | Image sensor |
US11719738B2 (en) * | 2020-10-15 | 2023-08-08 | Samsung Display Co., Ltd. | Two-domain two-stage sensing front-end circuits and systems |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5563597A (en) * | 1994-06-06 | 1996-10-08 | Analog Devices, Inc. | Switched-capacitor one-bit digital-to-analog converter with low sensitivity to op-amp offset voltage |
US6040793A (en) * | 1998-03-18 | 2000-03-21 | Analog Devices, Inc. | Switched-capacitor sigma-delta analog-to-digital converter with input voltage overload protection |
US6441762B2 (en) * | 1998-06-26 | 2002-08-27 | Stmicroelectronics S.R.L. | Circuit device for cancelling out spurious pulses in a switched capacitance low-pass filter, and a filter incorporating it |
US6570519B1 (en) * | 2001-07-12 | 2003-05-27 | Cirus Logic, Inc. | Switched-capacitor summer circuits and methods and systems using the same |
US6621438B1 (en) * | 2002-04-30 | 2003-09-16 | Motorola, Inc. | Digital-to-analog conversion with current path exchange during clock phases |
US6744394B2 (en) * | 2002-05-10 | 2004-06-01 | 02Micro International Limited | High precision analog to digital converter |
-
2004
- 2004-05-28 US US10/857,041 patent/US7068198B2/en not_active Expired - Fee Related
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5563597A (en) * | 1994-06-06 | 1996-10-08 | Analog Devices, Inc. | Switched-capacitor one-bit digital-to-analog converter with low sensitivity to op-amp offset voltage |
US6040793A (en) * | 1998-03-18 | 2000-03-21 | Analog Devices, Inc. | Switched-capacitor sigma-delta analog-to-digital converter with input voltage overload protection |
US6441762B2 (en) * | 1998-06-26 | 2002-08-27 | Stmicroelectronics S.R.L. | Circuit device for cancelling out spurious pulses in a switched capacitance low-pass filter, and a filter incorporating it |
US6570519B1 (en) * | 2001-07-12 | 2003-05-27 | Cirus Logic, Inc. | Switched-capacitor summer circuits and methods and systems using the same |
US6621438B1 (en) * | 2002-04-30 | 2003-09-16 | Motorola, Inc. | Digital-to-analog conversion with current path exchange during clock phases |
US6744394B2 (en) * | 2002-05-10 | 2004-06-01 | 02Micro International Limited | High precision analog to digital converter |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060132341A1 (en) * | 2004-12-16 | 2006-06-22 | Texas Instruments Incorporated | Systems and methods for mismatch cancellation in switched capacitor circuits |
US7136006B2 (en) * | 2004-12-16 | 2006-11-14 | Texas Instruments Incorporated | Systems and methods for mismatch cancellation in switched capacitor circuits |
GB2452524A (en) * | 2007-09-06 | 2009-03-11 | Cambridge Silicon Radio Ltd | A jitter insensitive sigma-delta modulator |
US8169352B2 (en) | 2007-09-06 | 2012-05-01 | Cambridge Silicon Radio Limited | Jitter insensitive sigma-delta modulator |
US20100255625A1 (en) * | 2007-09-07 | 2010-10-07 | Fujifilm Manufacturing Europe B.V. | Method and apparatus for atomic layer deposition using an atmospheric pressure glow discharge plasma |
US20100194612A1 (en) * | 2009-01-30 | 2010-08-05 | Freescale Semiconductor, Inc. | Switched-capacitor circuits, integration systems, and methods of operation thereof |
US7880653B2 (en) | 2009-01-30 | 2011-02-01 | Freescale Semiconductor, Inc. | Switched-capacitor circuits, integration systems, and methods of operation thereof |
DE112013000937B4 (en) | 2012-02-10 | 2021-08-19 | Analog Devices Global | Method and device for separating the reference current from the input signal in a SIGMA-DELTA converter |
CN107005248A (en) * | 2017-02-17 | 2017-08-01 | 深圳市汇顶科技股份有限公司 | Correlated-double-sampling integrating circuit |
DE102018131039B4 (en) | 2017-12-06 | 2021-09-16 | Analog Devices, Inc. | MULTIPLE INPUT DATA CONVERTER USING CODE MODULATION |
US11342930B2 (en) | 2017-12-06 | 2022-05-24 | Analog Devices, Inc. | Track and hold circuits for high speed ADCS |
CN108712172A (en) * | 2018-07-26 | 2018-10-26 | 福州大学 | A kind of incremental Sigma-Delta digital analog converters |
Also Published As
Publication number | Publication date |
---|---|
US7068198B2 (en) | 2006-06-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7068198B2 (en) | Double-sampled integrator system and method thereof | |
US6744394B2 (en) | High precision analog to digital converter | |
KR100794310B1 (en) | Switched capacitor circuit and amplifing method thereof | |
US7796069B2 (en) | Analog to digital converters | |
US6670902B1 (en) | Delta-sigma modulators with improved noise performance | |
US6956514B1 (en) | Delta-sigma modulators with improved noise performance | |
US4896156A (en) | Switched-capacitance coupling networks for differential-input amplifiers, not requiring balanced input signals | |
US7167119B1 (en) | Delta-sigma modulators with double sampling input networks and systems using the same | |
US5461381A (en) | Sigma-delta analog-to-digital converter (ADC) with feedback compensation and method therefor | |
US9124290B2 (en) | Method and apparatus for separating the reference current from the input signal in sigma-delta converter | |
EP1076874B1 (en) | Method and circuit for compensating the non-linearity of capacitors | |
US8193959B2 (en) | Analog to digital converters | |
US8344796B2 (en) | Switched capacitor circuit | |
US6639532B1 (en) | Nested chopper delta-sigma modulator | |
US10284222B1 (en) | Delta-sigma converter with pre-charging based on quantizer output code | |
WO2006007024A1 (en) | Fractal sequencing schemes for offset cancellation in sampled data acquisition systems | |
US6836228B1 (en) | Analog-to-digital converter with switched integrator | |
US7880653B2 (en) | Switched-capacitor circuits, integration systems, and methods of operation thereof | |
US10819360B2 (en) | Delta-sigma modulator, delta-sigma modulation type A/D converter and incremental delta-sigma modulation type A/D converter | |
JP3731334B2 (en) | Modulator and oversampled A / D converter | |
JPS62277815A (en) | Analog-digial converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HONG, MERIT Y.;ASCHIERI, JULIAN G.;REEL/FRAME:015407/0603 Effective date: 20040528 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424 Effective date: 20130521 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266 Effective date: 20131101 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NORTH STAR INNOVATIONS INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:037694/0264 Effective date: 20151002 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:038017/0058 Effective date: 20160218 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:039361/0212 Effective date: 20160218 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: PATENT RELEASE;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:039707/0471 Effective date: 20160805 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042762/0145 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042985/0001 Effective date: 20160218 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.) |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.) |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20180627 |
|
AS | Assignment |
Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001 Effective date: 20190217 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050745/0001 Effective date: 20190903 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051030/0001 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387 Effective date: 20160218 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184 Effective date: 20160218 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |