US20050104165A1 - Semiconductor element, semiconductor device, and method for manufacturing semiconductor element - Google Patents
Semiconductor element, semiconductor device, and method for manufacturing semiconductor element Download PDFInfo
- Publication number
- US20050104165A1 US20050104165A1 US11/023,389 US2338904A US2005104165A1 US 20050104165 A1 US20050104165 A1 US 20050104165A1 US 2338904 A US2338904 A US 2338904A US 2005104165 A1 US2005104165 A1 US 2005104165A1
- Authority
- US
- United States
- Prior art keywords
- shielding
- wafer
- semiconductor
- shielding layer
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 247
- 238000000034 method Methods 0.000 title abstract description 52
- 238000004519 manufacturing process Methods 0.000 title abstract description 50
- 229920005989 resin Polymers 0.000 claims description 32
- 239000011347 resin Substances 0.000 claims description 32
- 239000000758 substrate Substances 0.000 claims description 31
- 239000010410 layer Substances 0.000 description 182
- 239000010408 film Substances 0.000 description 38
- 239000000463 material Substances 0.000 description 29
- 239000004020 conductor Substances 0.000 description 25
- 239000010949 copper Substances 0.000 description 21
- 239000000853 adhesive Substances 0.000 description 19
- 229910052751 metal Inorganic materials 0.000 description 18
- 239000002184 metal Substances 0.000 description 18
- 238000004544 sputter deposition Methods 0.000 description 17
- 238000005520 cutting process Methods 0.000 description 16
- 239000011358 absorbing material Substances 0.000 description 14
- 230000000694 effects Effects 0.000 description 14
- 238000002161 passivation Methods 0.000 description 12
- 238000005498 polishing Methods 0.000 description 11
- 229910000859 α-Fe Inorganic materials 0.000 description 11
- 238000009713 electroplating Methods 0.000 description 10
- 238000007747 plating Methods 0.000 description 10
- 230000008569 process Effects 0.000 description 9
- 239000010409 thin film Substances 0.000 description 9
- 238000010438 heat treatment Methods 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- CSCPPACGZOOCGX-UHFFFAOYSA-N Acetone Chemical compound CC(C)=O CSCPPACGZOOCGX-UHFFFAOYSA-N 0.000 description 6
- 239000011521 glass Substances 0.000 description 6
- 230000007257 malfunction Effects 0.000 description 6
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 6
- 239000002245 particle Substances 0.000 description 6
- 239000000843 powder Substances 0.000 description 6
- 238000003825 pressing Methods 0.000 description 6
- 238000007789 sealing Methods 0.000 description 6
- 239000004642 Polyimide Substances 0.000 description 5
- 229910052737 gold Inorganic materials 0.000 description 5
- 238000000059 patterning Methods 0.000 description 5
- 238000000206 photolithography Methods 0.000 description 5
- 229920001721 polyimide Polymers 0.000 description 5
- 230000001070 adhesive effect Effects 0.000 description 4
- 230000000903 blocking effect Effects 0.000 description 4
- 230000006835 compression Effects 0.000 description 4
- 238000007906 compression Methods 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000007769 metal material Substances 0.000 description 4
- 238000004806 packaging method and process Methods 0.000 description 4
- 229910000679 solder Inorganic materials 0.000 description 4
- 239000002966 varnish Substances 0.000 description 4
- 230000007797 corrosion Effects 0.000 description 3
- 238000005260 corrosion Methods 0.000 description 3
- 239000007788 liquid Substances 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000009477 glass transition Effects 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 229920006015 heat resistant resin Polymers 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 239000002904 solvent Substances 0.000 description 2
- 229920001169 thermoplastic Polymers 0.000 description 2
- 239000004416 thermosoftening plastic Substances 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 229910020836 Sn-Ag Inorganic materials 0.000 description 1
- 229910020988 Sn—Ag Inorganic materials 0.000 description 1
- 229920001646 UPILEX Polymers 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000012298 atmosphere Substances 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000011230 binding agent Substances 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 239000005357 flat glass Substances 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 239000007791 liquid phase Substances 0.000 description 1
- QSHDDOUJBYECFT-UHFFFAOYSA-N mercury Chemical compound [Hg] QSHDDOUJBYECFT-UHFFFAOYSA-N 0.000 description 1
- 229910052753 mercury Inorganic materials 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- MOFOBJHOKRNACT-UHFFFAOYSA-N nickel silver Chemical compound [Ni].[Ag] MOFOBJHOKRNACT-UHFFFAOYSA-N 0.000 description 1
- 239000010956 nickel silver Substances 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 239000010935 stainless steel Substances 0.000 description 1
- 229910001220 stainless steel Inorganic materials 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 238000010301 surface-oxidation reaction Methods 0.000 description 1
- 238000001721 transfer moulding Methods 0.000 description 1
- 239000012780 transparent material Substances 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 238000009281 ultraviolet germicidal irradiation Methods 0.000 description 1
- 239000012808 vapor phase Substances 0.000 description 1
- 238000009736 wetting Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02377—Fan-in arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05171—Chromium [Cr] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/10155—Shape being other than a cuboid
- H01L2924/10158—Shape being other than a cuboid at the passive surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Definitions
- the present invention relates to a semiconductor element having a shielding structure, a semiconductor device, and a method for manufacturing a semiconductor element.
- a whole semiconductor device or module is generally covered with a metal cap called a shielding cap, etc.
- Japanese Unexamined Patent Publication No. 256412/1998 proposes a semiconductor device having a structure as shown in FIG. 19 , together with its manufacturing method.
- the above semiconductor device is arranged as follows.
- a semiconductor device main body 110 is so arranged that a semiconductor chip (semiconductor element) 102 is mounted on a rectangular wiring substrate 101 , and a protruded external connecting terminal 103 is provided on a back face of the wiring substrate 101 .
- the semiconductor device main body 110 is covered with a shielding cap 121 having a rectangular parallelepiped shape with an open bottom face so that top and side faces of the semiconductor device main body 110 are covered, and the shielding cap 121 is adhered to the semiconductor device main body 110 with an adhesive agent 122 .
- an element circuit (not shown) is formed on a front side of the semiconductor chip 102 .
- the semiconductor chip 102 is mounted on the wiring substrate 101 either using an upset so as to be electrically connected to the wiring substrate 101 by a bonding wire 104 , or using a downset by a flip chip connecting method.
- the mounted semiconductor chip 102 is covered with sealing resin 105 .
- the material of the shielding cap 121 is a gold-plated or tin-plated metal such as copper, or nickel silver.
- the dimensions of a storing section of the shielding cap 121 in a horizontal direction is a little larger than the size of the wiring substrate 101 so as to fully cover the semiconductor device main body 110 . Further, inside the side faces of the shielding cap 121 is provided with a pressed protrusion 123 for fixing the wiring substrate 101 .
- a method for manufacturing the above-described semiconductor device will be explained as follows. After the semiconductor device main body 110 is formed, the adhesive agent 122 is thickly put on the sealing resin 105 on the semiconductor device main body 110 using a dispense nozzle (not shown); the shielding cap 121 attached by attaching conveying means (not shown) is put on from above and pushed into a fixed position; and then curing treatment is applied.
- the conventional semiconductor device and the conventional method for manufacturing the semiconductor element have the following problems.
- the application is limited to an area array such as a BGA (Ball Grid Array).
- An object of the present invention is to provide a semiconductor element capable of being easily manufactured into a smaller semiconductor device compared with a conventional semiconductor device equipped with a shielding cap; a semiconductor device; and a method for manufacturing a semiconductor element.
- a semiconductor element of the present invention whose front face on which an element circuit is formed has electrode pads and whose side face is provided between the front face and a back face on a back side of the front face, is characterized in that the side face and the back face are coated with a shielding layer for shielding electromagnetic waves.
- the conventional semiconductor device has a problem such that the entire size of the semiconductor device becomes very large, because the semiconductor device is covered with a shielding cap.
- the side and back faces of the semiconductor element are coated with the shielding layer for shielding electromagnetic waves.
- the semiconductor element is directly coated with the shielding layer.
- a semiconductor device of the present invention is characterized in that an external connecting terminal is formed on a semiconductor element, whose front face on which an element circuit is formed has electrode pads and whose side face is provided between the front face and a back face on a back side of the front face, the side face and the back face being coated with a shielding layer for shielding electromagnetic waves.
- the semiconductor device is so arranged that an external connecting terminal is formed on the above-described semiconductor element.
- the semiconductor device is composed of a semiconductor element of the electromagnetic wave shielding type as arranged above.
- a method for manufacturing a semiconductor element of the present invention is characterized so as to have the steps of (1) fixing a sheet or plate material on a front face of a wafer on which an element circuit, electrode pads, and a cutting line that is formed so as to surround the element circuit and the electrode pads are formed, respectively; (2) forming a groove along the cutting line on a back face which is on a back side of the wafer front face; (3) forming a shielding layer so as to shield electromagnetic waves on the wafer back face having the groove and on a concave portion of the groove; and (4) removing the sheet or plate material fixed on the wafer front face, the steps (1) through (4) being processed in this order.
- a sheet or plate material is fixed on a front face of a wafer on which an element circuit, electrode pads, and a cutting line that is formed so as to surround the element circuit and the electrode pads are formed, respectively.
- a groove is formed along the cutting line on a back face which is on a back side of the wafer front face.
- a shielding layer for shielding electromagnetic waves is formed on the wafer back face having the groove and on a concave portion of the groove.
- FIG. 1 is a cross-sectional view showing an embodiment of a semiconductor chip of the present invention.
- FIG. 2 is a cross-sectional view showing a semiconductor chip whose side faces have a taper.
- FIGS. 3 ( a ) through 3 ( d ) are cross-sectional views showing manufacturing steps of the semiconductor chip.
- FIGS. 4 ( a ) through 4 ( c ) show a state where a wafer is equipped with a jig in the manufacturing steps.
- FIG. 4 ( a ) is the front view
- FIG. 4 ( b ) is the plan view
- FIG. 4 ( c ) is the bottom plan view.
- FIG. 5 ( a ) is a front view showing a blade used in the manufacturing steps.
- FIG. 5 ( b ) is a side view showing the blade.
- FIGS. 6 ( a ) and 6 ( b ) are cross-sectional views showing manufacturing steps of the semiconductor chip after those shown in FIGS. 3 ( a ) through 3 ( d ).
- FIGS. 7 ( a ) through 7 ( c ) are cross-sectional views each showing how a shielding layer is formed when a shielding layer of a conductive material is formed only by sputtering.
- FIG. 7 ( a ) shows a case where a vertical groove is formed.
- FIG. 7 ( b ) shows a case where a groove is formed on a back face of a wafer whose thickness is reduced by back face polishing.
- FIG. 7 ( c ) shows a case where a taper is formed on side faces of a wafer.
- FIG. 8 ( a ) through 8 ( c ) are cross-sectional views each showing how a shielding layer is formed when a shielding layer of a conductive material is formed by sputtering and subsequent electrolytic plating.
- FIG. 8 ( a ) shows a case where a vertical groove is formed.
- FIG. 8 ( b ) shows a case where a groove is formed on a back face of a wafer whose thickness is reduced by back face polishing.
- FIG. 8 ( c ) shows a case where a taper is formed on side faces of a wafer.
- FIG. 9 ( a ) through 9 ( c ) are cross-sectional views each showing how a shielding layer is formed when a shielding layer is made of a resin sheet as an example of an electromagnetic wave absorbing material.
- FIG. 9 ( a ) shows a case where a vertical groove is formed.
- FIG. 9 ( b ) shows a case where a groove is formed on a back face of a wafer whose thickness is reduced by back face polishing.
- FIG. 9 ( c ) shows a case where a taper is formed on side faces of a wafer.
- FIG. 10 is a cross-sectional view showing another embodiment of the semiconductor chip of the present invention.
- FIGS. 11 ( a ) through 11 ( e ) are cross-sectional views showing manufacturing steps of the above semiconductor chip.
- FIGS. 12 ( a ) through 12 ( c ) are cross-sectional views showing manufacturing steps of the above semiconductor chip after those shown in FIGS. 11 ( a ) through 11 ( e ).
- FIGS. 13 ( a ) and 13 ( b ) are cross-sectional views showing manufacturing steps of the above semiconductor chip after those shown in FIGS. 12 ( a ) through 12 ( c ).
- FIG. 14 is a cross-sectional view showing a further embodiment of the semiconductor chip of the present invention.
- FIG. 15 is a cross-sectional view showing another example of the above semiconductor chip.
- FIGS. 16 ( a ) through 16 ( d ) are cross-sectional views showing manufacturing steps of the above semiconductor chip.
- FIG. 17 is a cross-sectional view showing a semiconductor device of the present invention.
- FIG. 18 is a cross-sectional view showing another example of the above semiconductor device.
- FIG. 19 is a cross-sectional view showing a conventional semiconductor device.
- a semiconductor chip (semiconductor element) 1 of the present embodiment is a semiconductor chip of a shielding type.
- the semiconductor chip 1 is provided with an element circuit (not shown) on a front face side.
- a chip front face (element front face) 1 a of the semiconductor chip 1 is provided with a passivation film 3 having an opening 3 a only on a portion of an electrode pad 2 .
- the passivation film 3 is composed of an inorganic material such as SiO 2 and SiN, or an organic material such as polyimide. Two or more passivation films 3 may be provided.
- the manufacturing process of a semiconductor device generally consists of a wafer process called as a front-end process and an assembling process (packaging) called as a back-end process.
- the passivation film 3 is generally formed in a last step of the wafer process, because the passivation film 3 is formed to protect the semiconductor element from thermal or physical stress applied in the back-end process, etc.
- a chip back face (element back face) 1 b and a chip side face (element side face) 1 c of the semiconductor chip 1 are covered with a shielding layer 4 .
- the shielding layer 4 is composed of a conductive material such as Au.
- an insulating layer (not shown) is formed to surely insulate the shielding layer 4 from a chip main body 10 .
- the method for forming the insulating layer may be various methods such as a method of applying resin varnish, but a CVD (Chemical Vapor Deposition) method, which is capable of uniformly forming a thin film, is used to form an oxide film here.
- the above-described semiconductor chip 1 has a rectangular cross-sectional shape, but the cross-sectional shape of the semiconductor chip 1 is not limited to this.
- the chip side face 1 c of the semiconductor chip 1 may have a taper.
- the chip back face 1 b has a smaller area than the chip front face 1 a on which the element circuit is formed.
- the shielding layer 4 when the shielding layer 4 is formed by vapor-phase or liquid-phase growth, the shielding layer 4 can be formed to have a uniform thickness on the chip back face 1 b and the chip side face 1 c of the semiconductor chip 1 . Namely, it is possible to prevent the shielding layer 4 from being partly thinned or punctured on the chip side face 1 c of the semiconductor chip 1 . Further, the insulating layer (not shown) as the foundation layer of the shielding layer 4 also can be formed to have a uniform thickness on the back face and the side face, thereby effectively maintaining the uniformity of the film.
- a wafer 20 whose front face is provided with the element circuit (not shown), the electrode pads 2 , and the passivation film 3 which is formed on a portion except the element circuit, the electrode pads 2 , and scribe lines (cutting lines) 21 .
- the scribe line 21 is a lined area that is to be cut in a later step in which the wafer 20 is separated into individual pieces.
- a wafer front face 20 a of the wafer 20 is fixed on a jig 31 .
- the jig 31 may be made of any material having a smooth surface and sufficient tolerance for later steps.
- the material includes a metal material such as stainless steel and aluminum, a plate material such as glass and a silicon wafer, and a tensioned heat-resistant resin sheet of polyimide such as upilex. Note that, when using the tensioned heat-resistant resin sheet, it is preferable to use it after attached to a ring jig, etc., that is used in steps such as a dicing step for cutting the wafer into individual pieces.
- the wafer 20 can be fixed on the above-described material when an adhesive agent is applied on the above-described material.
- the adhesive agent has a glass transition point Tg of not less than 200° C., for example, the adhesive agent has tolerance for later steps. Further, since the later steps include a peeling process, it is preferable to use an adhesive agent whose adhesion can be lowered by UV irradiation, chemicals such as acetone, heating, etc.
- the jig 31 made of glass is used, and a thermoplastic adhesive agent made of polyimide is used as the adhesive agent. Further, the adhesive agent is used by being applied on the jig 31 .
- this kind of adhesive agent is used for secure fixing by compression bonding at a high temperature of not less than 350° C.
- the jig is only fixed so as not to be peeled during the steps, so that thermo compression bonding is lightly carried out at a temperature of approximately 250° C. This adhesion enables separation at a surface of the adhesive agent in the later peeling step.
- the wafer 20 can be subjected to dicing. Note that, when the jig 31 is not made of a transparent material, by marking the scribe line positions on a back face of the wafer 20 using a laser, etc., the wafer 20 can be subjected to dicing.
- the glass jig (sheet or plate material) 31 which is a little larger than the wafer 20 , is pasted on the wafer 20 on a side of the element circuit formed on the wafer front face 20 a .
- the scribe line positions are marked on the front surface of the jig 31 (in FIG. 4 ( a ), from above of the sheet planar surface), as shown in FIG. 4 ( b ). Note that, only a peripheral portion of the jig 31 may be marked.
- the marked jig 31 , etc. is seen from the back side of the wafer 20 (in FIG. 4 ( a ), from below of the sheet planar surface), the marking is visible because the jig 31 is made of transparent glass.
- the wafer 20 can be subjected to dicing from the back face.
- the wafer 20 is subjected to dicing at the scribe lines 21 using a blade 32 .
- a blade for dicing is generally disk-shaped and has a uniform thickness of approximately 50 ⁇ m.
- the back face of the wafer 20 may be polished so that the wafer 20 has the thickness of not more than about 200 ⁇ m, for example, thereby achieving a certain degree of uniformity of the film.
- wafer thickness is generally predetermined.
- a 4-inch wafer has a thickness of 525 ⁇ m
- a 6-inch wafer has a thickness of 625 ⁇ m
- an 8-inch wafer has a thickness of 725 ⁇ m. Therefore, by polishing the wafer to have a thickness of not more than about 200 ⁇ m, it is possible to maintain a certain degree of uniformity of the film.
- a circular blade 32 having different thicknesses at outer and inner circumferential portions is used in the present embodiment, as shown in FIGS. 5 ( a ) and 5 ( b ).
- the outer circumferential portion of the blade 32 has a thickness of 50 ⁇ m, whereas an inner circumferential portion that is 800 ⁇ m radially inside the outer circumferential portion has a thickness of 980 ⁇ m.
- this blade 32 By using this blade 32 , when the circular blade 32 rotates on a rotation axis so as to form a groove on an object, a taper is formed on the chip side face 1 c of the semiconductor chip 1 that is separated from the wafer 20 , allowing the chip front face 1 a to have a larger area than the chip back face 1 b . Further, in the present embodiment, by using this blade 32 , it is possible to maintain the uniform thickness of the shielding layer 4 , etc., as later described. Note that, the taper is formed so as to have a point angle of 60° here. However, as the angle becomes larger, it becomes easier to form a uniform film such as the shielding layer 4 in a later step.
- taper other methods to form the taper include wet etching, laser irradiation at different angles, etc.
- the insulating film (not shown) as the foundation layer of the shielding layer 4 is formed by a photo-assisted CVD method.
- various methods for forming the insulating film may be employed.
- sheet resin such as polyimide may be pasted on so as to wrap the semiconductor chip 1 , while being heated under reduced pressure with respect to the jig 31 .
- the CVD method which can uniformly form a thin insulating film.
- the photo-assisted CVD which can form an oxide film at a relatively low temperature. Using SiH 4 —N 2 O as a reactive material, the oxide film is formed.
- the shielding layer 4 is formed in such a manner that Au is formed to have a thickness of approximately 1 ⁇ m by sputtering.
- the shielding layer 4 may be formed thicker by electrolytic Au plating if necessary.
- the film formed by the sputtering may have a thickness of only about 0.1 ⁇ m in view of a time for forming the film.
- Au is expensive, other metal materials such as Cu may be used.
- Cu is formed by sputtering. Note that, when it is necessary to form Cu thicker, various methods may be employed such that Cu is further formed by electrolytic plating. Further, other than metal, a material that absorbs electromagnetic waves may be used.
- ferrite particles and resin containing ferrite particles generally have an insulating property, thereby eliminating the need for the insulating layer as the foundation layer.
- a peeling tool 35 is assembled in such a manner that, for obtaining tension, a ring jig 34 is pasted on an adhesive sheet 33 which is a dicing sheet. Next, as shown in FIG. 6 ( a ), the adhesive sheet 33 of the peeling tool 35 is pasted on the shielding layer 4 on the back side of the semiconductor chip 1 .
- the jig 31 that is lightly fixed is peeled, and a curved jig 36 having a curved surface is pressed on, so as to separate the respective semiconductor chips 1 .
- the semiconductor chips 1 that are connected via the shielding layer 4 may be separated by another dicing, after peeling the jig 31 .
- a disk-shaped blade for dicing having a uniform thickness is used.
- This blade for dicing preferably has a thin thickness, and may have a thickness of approximately 30 ⁇ m, for example.
- the shielding layer 4 is formed on the side faces of the semiconductor chip 1 when the shielding layer 4 is formed with the above-described method.
- the shielding layer 4 of a conductive material is formed only by sputtering.
- FIG. 7 ( a ) when the groove is formed on the back face of the wafer 20 without subjected to the back face polishing, a sputtering film is formed thinner on side faces of the groove than on the wafer back face because the groove is deep.
- FIG. 7 ( b ) when the groove is formed on the back face of the wafer 20 whose thickness is reduced after subjected to the back face polishing, the sputtering film is uniformly formed on the side faces of the groove because the groove is not deep.
- the taper is formed at the groove, as shown in FIG. 7 ( c ), the sputtering film is uniformly formed on the side faces of the groove as on the back face of the wafer 20 .
- the shielding layer 4 is made of a conductive material and is formed by sputtering and subsequent electrolytic plating.
- the shielding layer 4 is made of a resin sheet containing powder ferrite as an example of the electromagnetic wave absorbing material as shown in Embodiment 3 as later described.
- the resin sheet containing powder ferrite easily fits in the bottom portion of the groove even if the wafer 20 is thick.
- the chip side face 1 c and the chip back face 1 b of the semiconductor chip 1 are coated with the shielding layer 4 which shields electromagnetic waves. Namely, the semiconductor chip 1 is directly coated with the shielding layer 4 .
- the chip back face 1 b of the semiconductor chip 1 has a smaller area than the chip front face 1 a .
- an insulating layer or the shielding layer 4 is formed on the back and side faces of the semiconductor chip 1 , it is possible to uniformly form the layer to have almost the same thickness on the back and side faces of the semiconductor chip 1 .
- the shielding layer 4 is made of a conductive material. This prevents the entrance of electromagnetic waves from the semiconductor chip 1 to the outside or from the outside to the semiconductor chip 1 , thereby reducing the effects of noise, etc. In addition to electromagnetic waves, the shielding layer 4 made of a conductive material also prevents the transmission of light, thereby preventing a malfunction due to a photovoltaic effect.
- a method for manufacturing the semiconductor chip 1 of the present embodiment is arranged so as to have the steps of (1) fixing the jig 31 on the wafer front face 20 a on which the element circuit, the electrode pads 2 , and the scribe lines 21 that are formed so as to surround the element circuit and the electrode pads 2 are formed, respectively; (2) forming a groove along each of the scribe lines 21 on a wafer back face which is on a back side of the wafer front face 20 a ; (3) forming the shielding layer 4 so as to shield electromagnetic waves on the wafer back face having the groove and on a concave portion of the groove; and (4) removing the jig 31 fixed on the wafer front face 20 a.
- the method for manufacturing the semiconductor chip 1 of the present embodiment is so arranged that a taper is formed so that a groove has a wider width on a side of the back face than on a side of the front face, in the step of forming a groove along each of the scribe lines 21 on the back face of the wafer.
- the layer is uniformly formed to have almost the same thickness on the chip back face 1 b and the chip side face 1 c .
- FIGS. 10 through 13 ( a ) and 13 ( b ) will explain another embodiment of the present invention with reference to FIGS. 10 through 13 ( a ) and 13 ( b ).
- members having the same functions as those shown in the drawings pertaining to the first embodiment above will be given the same reference symbols, and explanation thereof will be omitted here.
- a semiconductor chip (semiconductor element) of the present embodiment is also a semiconductor chip of a shielding type.
- the passivation film 3 is provided on a chip front face 50 a that has an element circuit (not shown).
- the passivation film 3 has the opening 3 a only at a portion on the electrode pad 2 .
- the electrode pad 2 is electrically connected to one end of secondary wiring 51 , and an insulating layer 52 is formed thereon so as to have an opening 52 a to reveal an electrode pad 51 a formed with the secondary wiring 51 .
- a taper is formed on a chip side face 50 c of the semiconductor chip 50 , and the shielding layer 4 is formed on a chip back face 50 b and on the chip side face 50 c.
- the shielding layer 4 is made of a conductive material
- an insulating layer (not shown) is formed as the foundation layer.
- the shielding layer 4 made of a conductive material is electrically connected via the secondary wiring 51 to the electrode pad 2 which is a ground terminal.
- Another end of the secondary wiring 51 is revealed at the opening 52 a on the insulating layer 52 .
- the secondary wiring 51 revealed at the opening 52 a on the insulating layer 52 is used for external electrical connection. Note that, when the shielding layer 4 is made of an electromagnetic wave absorbing material, there is no need to connect the ground terminal with the shielding layer 4 .
- prepared is a wafer 20 whose front face is provided with the element circuit (not shown), the electrode pads 2 , and the passivation film 3 which is formed on a portion except the element circuit, the electrode pads 2 , and scribe lines 21 .
- a resist 53 is formed to have an almost uniform thickness on an entire surface of the wafer front face 20 a on which the element circuit is formed, and then photolithography is carried out so as to form an opening 53 a at a portion where the secondary wiring 51 is to be formed.
- a first-layer metal thin film formed by the sputtering may be Ti, Ti—W, Cr, etc., which have functions of adhesion and barrier. Ti—W is used here.
- the secondary wiring 51 is made of Cu
- a second-layer metal thin film needs to be made of Cu.
- a material for the second-layer metal thin film needs to be selected in accordance with a material of the secondary wiring 51 .
- Cu is formed as the second-layer metal thin film, and then Cu, Ni, and Au are sequentially layered by an electrolytic plating method on the opening 53 a of the resist 53 , thereby forming the secondary wiring.
- the Cu wiring is used because it is more inexpensive compared with Au and it has good conductivity.
- the Au is formed at the outermost layer because of reasons such that it is capable of being connected to Au wire, etc., capable of being easily connected by soldering, and capable of preventing surface oxidation.
- the Ni is formed because it can prevent the Cu from diffusing into the surface, and it is required for solder connection.
- the semiconductor chip can be connected in various forms, so that the semiconductor chip can be mounted on and applied to various types of semiconductor devices.
- the resist 53 is separated.
- the resist 53 can be separated easily by a solvent such as acetone.
- the Cu and Ti—W metal thin films, which become unnecessary, are sequentially removed by wet etching using the secondary wiring 51 as a mask.
- the insulating layer 52 is formed to protect the secondary wiring 51 .
- the insulating layer 52 is formed in such a method that photosensitive resin varnish is applied and formed into a film, and then photolithography is carried out for patterning. The patterning forms an opening at a desired portion on the scribe lines 21 and on the secondary wiring 51 , and then heat treatment is applied for curing.
- the wafer 20 is fixed on the jig 31 .
- the jig 31 is made of a material having a smooth surface and sufficient tolerance for later steps.
- a plate glass jig 31 is used.
- the jig 31 is only fixed on the wafer 20 so as not to be peeled during the steps, so that thermo compression bonding is lightly carried out at a temperature of approximately 250° C. This adhesion enables separation at a surface of the adhesive agent in the later peeling step.
- grooves are formed by dicing on a wafer back face 20 b of the wafer 20 .
- a circular blade 32 having different thicknesses at outer and inner circumferential portions is used here.
- the outer circumferential portion of the blade 32 has a thickness of 50 ⁇ m, whereas an inner circumferential portion that is 800 ⁇ m radially inside the outer circumferential portion has a thickness of 980 ⁇ m.
- a taper is formed on a chip side face 50 c of a semiconductor chip 50 that is separated from the wafer 20 , allowing a chip front face 50 a to have a larger area than a chip back face 50 b.
- the insulating layer (not shown) is formed by a photo-assisted CVD method as the foundation layer (not shown) of the shielding layer 4 .
- the semiconductor chip 50 is heated at approximately 200° C. in a chamber and irradiated by a mercury lamp, thereby forming the film.
- the shielding layer 4 is formed in such a manner that Au is formed to have a thickness of approximately 1 ⁇ m by sputtering.
- the shielding layer 4 may be formed thicker by electrolytic Au plating if necessary. Further, the shielding layer 4 may be formed with a conductive material other than Au and, for example, other metal materials such as Cu.
- Cu is formed by sputtering.
- various methods may be employed such that Cu is further formed by electrolytic plating.
- a material that absorbs electromagnetic waves may be used.
- ferrite and resin containing ferrite particles have an insulating property, thereby eliminating the need for the insulating layer as the foundation layer. Further, there is no need to connect the secondary wiring 51 with the shielding layer 4 .
- a peeling tool 35 is made in such a manner that, for obtaining tension, a ring jig 34 is pasted on an adhesive sheet 33 which is a dicing sheet. Next, as shown in FIG. 13 ( a ), the adhesive sheet 33 of the peeling tool 35 is pasted on the shielding layer 4 on the back side of the semiconductor chip 50 .
- the jig 31 that is lightly fixed is peeled, and a curved jig 36 having a curved surface is pressed on, so as to separate the respective semiconductor chips 50 .
- a secondary wiring 51 is further provided on the wafer front face 20 a so as to be electrically connected to the electrode pads 2 .
- the insulating layer 52 is provided on the secondary wiring 51 so as to have the opening 52 a for revealing the electrode pad 51 a formed with the secondary wiring 51 .
- the shielding layer 4 is electrically connected via the secondary wiring 51 to the electrode pad 2 as a ground terminal of a main body of the semiconductor element.
- the shielding layer 4 is merely provided. Namely, even though a metal conductor has a characteristic to reflect electromagnetic waves, a small amount of electromagnetic waves transmit the metal conductor.
- the shielding layer 4 by electrically connecting the shielding layer 4 with the ground terminal, most of the transmitted electromagnetic waves flow through the metal conductor as electric current, and are earthed.
- the secondary wiring 51 is further coated with the insulating layer 52 .
- the insulating layer 52 protects the secondary wiring 51 , thus having an effect of preventing corrosion and physical damages, etc. of the secondary wiring 51 .
- a method for manufacturing the semiconductor chip 50 of the present embodiment may be arranged so as to have the steps of (1) forming the secondary wiring 51 whose one end is electrically connected to the electrode pads 2 provided on a front face of a wafer on which an element circuit, the electrode pads 2 , and the scribe lines 21 that are formed so as to surround the element circuit and the electrode pads 2 are formed, respectively; (2) forming the insulating layer 52 so as to have the opening 52 a on the secondary wiring 51 ; (3) fixing the jig 31 on the front face of the wafer; (4) forming a groove along each of the scribe lines 21 on a back face which is on a back side of the wafer front face; (5) forming the shielding layer 4 so as to shield electromagnetic waves on the wafer back face having the groove and on a concave portion of the groove; and (6) removing the jig 31 fixed on the wafer front face.
- FIGS. 14, 15 , and 16 ( a ) to 16 ( d ) will explain a further embodiment of the present invention with reference to FIGS. 14, 15 , and 16 ( a ) to 16 ( d ).
- members having the same functions as those shown in the drawings pertaining to the first and second embodiments above will be given the same reference symbols, and explanation thereof will be omitted here.
- a semiconductor chip of a shielding type in which a shielding layer is also formed on a front face side of a semiconductor chip (semiconductor element).
- the passivation film 3 is provided on a chip front face 60 a that has an element circuit (not shown).
- the passivation film 3 has the opening 3 a only at a portion on the electrode pad 2 .
- the electrode pad 2 is electrically connected to one end of the secondary wiring 51 , and an insulating layer 52 is formed thereon so as to have an opening 52 a .
- a taper is formed on a chip side face 60 c of the semiconductor chip 60
- the shielding layer 4 is formed on a chip back face 60 b and on the chip side face 60 c.
- the secondary wiring 51 is electrically connected to the electrode pad 2 which is a ground terminal, and to the shielding layer 4 . Further, another end of the secondary wiring 51 is revealed at the opening 52 a on the insulating layer 52 . Further, the shielding layer 4 is electrically connected to a shielding layer 64 on the circuit formed surface of the semiconductor chip 60 . As described above, in the present embodiment, the shielding layer 64 is also formed on the insulating layer 52 on a side of the chip front face 60 a.
- a surface of the shielding layer 4 is coated with an insulating layer 62
- a surface of the shielding layer 64 is coated with an insulating layer 63 .
- the insulating layers 62 and 63 are formed to protect the shielding layers 4 and 64 , and to prevent short-circuiting, etc. with respect to other mounted components, etc.
- the shielding layers 4 and 64 are made of a conductive material, but the material is not limited to this.
- the shielding layers 4 and 64 may be made of an electromagnetic wave absorbing material.
- the shielding layers 4 and 64 themselves have insulating properties, thereby eliminating the need for the insulating layers 52 , 62 , and 63 as the foundation and surface-covering layers.
- Second Embodiment the steps explained in Second Embodiment are substantially the same as those in the manufacturing method of the present semiconductor chip 60 , and thus only different steps will be explained here.
- the insulating layer 52 is formed to protect the secondary wiring 51 . Further, the insulating layer 52 is formed in such a method that patterning forms an opening at a desired portion on the scribe lines 21 and on the secondary wiring 51 , and then heat treatment is applied for curing.
- a resist 61 is formed on an entire surface of the element formed surface (not shown) of the wafer 20 , and then photolithography is carried out so as to form an opening at a portion where the shielding layer 64 is to be formed.
- Au is formed to have a total thickness of 1 ⁇ m by an electrolytic plating method. If it is necessary to form Au thicker, a time for plating may be increased. Further, the shielding layer 64 may be formed using a conductive material other than Au and, for example, other metal materials such as Cu. In this case, Cu is formed by sputtering. Note that, when it is necessary to form Cu thicker, various methods may be employed such that Cu is further formed by electrolytic plating.
- the resist 61 is separated using a solvent such as acetone, as in the case with the resist 53 .
- a solvent such as acetone
- the Au and Ti—W metal thin films formed by sputtering, which become unnecessary, are sequentially removed by wet etching using the Au that is formed by electrolytic plating as a mask.
- the insulating layer 63 is further formed on the shielding layer 64 .
- Photosensitive resin varnish is used as a material for forming the insulating layer 63 .
- the photosensitive resin varnish is applied and formed into a film, and then photolithography is carried out for patterning.
- the patterning forms an opening 64 a at a desired portion on the scribe lines 21 and on the secondary wiring 51 , and then heat treatment is applied for curing.
- the present embodiment when photosensitive resin containing ferrite particles is used to form the shielding layer 64 on the element formed surface, it is possible to form the opening by photolithography after the pasting.
- resin as a binder having a specific property, as described above, it is possible to improve efficiency in manufacturing steps. For example, when resin having high ductility at heating is pasted on the chip side face 60 c and the chip back face 60 b of the semiconductor chip 60 , the resin easily fits the indented surface, thereby preventing the inclusion of bubbles.
- the shielding layer 4 when the shielding layer 4 is made of a conductive material, the chip front face 60 a is also coated with the shielding layer 64 for shielding electromagnetic waves.
- the shielding layer 64 it is possible to achieve an increased effect of blocking electromagnetic waves and light, compared with a case where the shielding layer 4 covers only the chip back face 60 b and chip side face 60 c of the semiconductor chip 60 .
- the shielding layer 4 covers only the chip back face 60 b and chip side face 60 c of the semiconductor chip 60 .
- the semiconductor chip 60 of the present embodiment may be so arranged that the shielding layer 4 is made of an electromagnetic wave absorbing material that absorbs electromagnetic waves. This eliminates the influence of reflected electromagnetic waves. Further, since the electromagnetic wave absorbing material generally has an insulating property, there is no need to form an insulating layer as the foundation layer of the shielding layer 4 . This also prevents short-circuiting with respect to other components and wiring in the device.
- the shielding layer 4 when the shielding layer 4 is made of an electromagnetic wave absorbing material, the chip front face 60 a may be also coated with an electromagnetic wave absorbing material.
- the shielding layer 4 covers only the chip back face 60 b and the chip side face 60 c of the semiconductor chip 60 .
- FIGS. 17 and 18 will explain yet another embodiment of the present invention with reference to FIGS. 17 and 18 .
- members having the same functions as those shown in the drawings pertaining to the first through third embodiments above will be given the same reference symbols, and explanation thereof will be omitted here.
- a semiconductor device 70 is so arranged that, in the semiconductor chip 60 having the electromagnetic wave shielding structure as shown in FIG. 14 in Third Embodiment, an external connecting terminal 71 is formed on the secondary wiring 51 that is revealed at the opening on the insulating layer 63 .
- the external connecting terminal 71 may be formed in such a method that, after flux is applied on the opening on the insulating layer 63 , a solder ball of Sn—Ag, etc. is mounted by a ball mounting device, and a semispherical bump is obtained through a reflow oven in which heat treatment can be carried out in an atmosphere of N 2 .
- the secondary wiring 51 By arranging the secondary wiring 51 to include Au, Ni, and Cu sequentially from the outermost layer, during the heat treatment by the reflow oven, Au facilitates solder wetting so that Ni is alloyed and electrically connected with Sn in the solder.
- the external connecting terminal 71 shown on the right side is electrically connected via the secondary wiring 51 with the electrode pad 2 as the ground terminal, and is electrically connected to both the shielding layers 64 .
- the external connecting terminal 71 is electrically connected to an earthed terminal on a substrate, increased effect of shielding electromagnetic waves can be attained.
- a semiconductor device 80 is composed of the semiconductor chip 1 of the shielding type as shown in FIG. 1 in First Embodiment.
- the electrode pad 2 revealed at the opening 3 a on the passivation film 3 is electrically connected via a bump 81 to wiring 83 on a wiring substrate (substrate) 82 , and the wiring 83 is electrically connected to the external connecting terminal 71 .
- an anisotropic conductive film 84 is provided between the semiconductor chip 1 and the wiring substrate 82 .
- the anisotropic conductive film 84 fixes the semiconductor chip 1 onto the wiring substrate 82 , and the Ni particles wedge both the bump 81 and the wiring 83 so as to electrically connect them.
- the electrode pad 2 is made of Al
- Au is frequently used as a bump material
- the bump may be an electrolytic plating bump, an electroless plating bump, a wire bump formed with Au wire, and other bumps.
- Sealing resin 85 is formed by transfer molding.
- the semiconductor chips 1 , 50 , and 60 as have been explained can be applied to any semiconductor device.
- the semiconductor device 70 of the present embodiment is so arranged that the external connecting terminal 71 is directly formed on the semiconductor chip 60 . Further, the semiconductor device 80 is so arranged that the external connecting terminal 71 is indirectly formed on the semiconductor chip 1 . Namely, the semiconductor devices 70 and 80 are composed of the semiconductor chips 1 , 50 and 60 of the electromagnetic wave shielding type.
- any one of the semiconductor elements 1 , 50 and 60 is provided on the wiring substrate 82 having the wiring 83 , the wiring 83 of the wiring substrate 82 being electrically connected to the electrode pads 2 on the front face; the semiconductor chips 1 , 50 and 60 being sealed with the sealing resin 85 ; and the external connecting terminal 71 being provided on the wiring substrate 82 on a back face of a surface having the wiring 83 so as to be electrically connected to a part of the wiring 83 .
- the semiconductor device 80 of the electromagnetic wave shielding type Only by mounting a semiconductor element of the electromagnetic wave shielding type instead of a conventional semiconductor element on a conventional semiconductor device of a resin sealing type, as describe above, it is possible to obtain the semiconductor device 80 of the electromagnetic wave shielding type. Namely, the semiconductor device 80 of the shielding type has the same exterior appearance as the conventional semiconductor device. Thus, a conventional production line can be used in an assembly process of the semiconductor device 80 , thereby enabling substrate packaging without modifying a design of the substrate or changing a mounting jig.
- a semiconductor element of the present invention whose front face on which an element circuit is formed has electrode pads and whose side face is provided between the front face and a back face on a back side of the front face, is so arranged that the side face and the back face are coated with a shielding layer for shielding electromagnetic waves.
- the conventional semiconductor device has a problem such that the entire size of the semiconductor device becomes very large, because the semiconductor device is covered with a shielding cap.
- the side and back faces of the semiconductor element are coated with the shielding layer for shielding electromagnetic waves.
- the semiconductor element is directly coated with the shielding layer.
- the semiconductor element of the present invention may be so arranged that a secondary wiring is further provided on the front face so as to be electrically connected to the electrode pads; and an insulating layer is provided on the secondary wiring so as to have an opening for revealing the electrode pads connected with the secondary wiring.
- a secondary wiring is further provided on the front face of the element so as to be electrically connected to the electrode pads. Further, an insulating layer is provided on the secondary wiring so as to have an opening for revealing the electrode pads connected with the secondary wiring.
- the insulating layer is provided on the secondary wiring, thereby preventing short-circuiting with respect to other components and wiring in the device. Further, the insulating layer protects the secondary wiring, thus having an effect of preventing corrosion and physical damages, etc. of the secondary wiring.
- the semiconductor element of the present invention may be so arranged that the back face has a smaller area than the front face.
- the back face of the element has a smaller area than the front face.
- an insulating layer or a shielding layer is formed on the back and side faces of the semiconductor element, it is possible to uniformly form the layer to have almost the same thickness on the back and side faces of the semiconductor element.
- the semiconductor element of the present invention may be so arranged that the shielding layer is made of a conductive material.
- the shielding layer is made of a conductive material. This prevents the entrance of electromagnetic waves from the semiconductor element to the outside or from the outside to the semiconductor element, thereby reducing the effects of noise, etc.
- the shielding layer made of a conductive material also prevents the transmission of light, thereby preventing a malfunction due to a photovoltaic effect.
- the semiconductor element of the present invention may be so arranged that the shielding layer is electrically connected to a ground terminal of a main body of the semiconductor element.
- the shielding layer is electrically connected to a ground terminal of a main body of the semiconductor element.
- the shielding layer is merely provided. Namely, even though a metal conductor has a characteristic to reflect electromagnetic waves, a small amount of electromagnetic waves transmit the metal conductor.
- the shielding layer by electrically connecting the shielding layer with the ground terminal, most of the transmitted electromagnetic waves flow through the metal conductor as electric current, and are earthed.
- the semiconductor element of the present invention may be so arranged that the front face is coated with a shielding layer for shielding electromagnetic waves.
- the shielding layer is made of a conductive material
- the front face of the element is also coated with a shielding layer for shielding electromagnetic waves.
- the shielding layer covers only the back and side faces of the semiconductor element.
- the semiconductor element of the present invention may be so arranged that the shielding layer is further coated with an insulating layer.
- the shielding layer is further coated with an insulating layer. This prevents short-circuiting with respect to other components and wiring in the device. Further, the insulating layer protects the shielding layer, thus having an effect of preventing corrosion and physical damages, etc. of the shielding layer.
- the semiconductor element of the present invention may be so arranged that the shielding layer is made of an electromagnetic wave absorbing material.
- the shielding layer is made of an electromagnetic wave absorbing material that absorbs electromagnetic waves. This eliminates the influence of reflected electromagnetic waves. Further, since the electromagnetic wave absorbing material generally has an insulating property, there is no need to form an insulating layer as the foundation and surface layers of the shielding layer. This also prevents short-circuiting with respect to other components and wiring in the device. Further, in the semiconductor element in which a secondary wiring is further provided on the front face so as to be electrically connected to the electrode pads, and an insulating layer is provided on the secondary wiring so as to have an opening for revealing the electrode pads connected with the secondary wiring, there is no need to connect the secondary wiring with the shielding layer.
- the semiconductor element of the present invention may be so arranged that the front face is coated with an electromagnetic wave absorbing material.
- the shielding layer is made of an electromagnetic wave absorbing material
- the front face of the element is also coated with an electromagnetic wave absorbing material.
- a semiconductor device of the present invention is so arranged that an external connecting terminal is formed on the above-described semiconductor element.
- the semiconductor device is so arranged that an external connecting terminal is formed on the above-described semiconductor element.
- the semiconductor device is composed of a semiconductor element of the electromagnetic wave shielding type as arranged above.
- a semiconductor device of the present invention may be arranged so as to include a substrate having wiring; and the above-described semiconductor element on the substrate, the wiring of the substrate being electrically connected to the electrode pads on the front face; the semiconductor element being sealed with a resin; and an external connecting terminal being provided on the substrate on a back face of a surface having the wiring so as to be electrically connected to a part of the wiring.
- the above-described semiconductor element is provided on a substrate having wiring, the wiring of the substrate being electrically connected to the electrode pads on the front face; the semiconductor element being sealed with a resin; and an electrode pad for an external connecting terminal being provided on the substrate on a back face of a surface having the wiring so as to be electrically connected to a part of the wiring.
- the semiconductor device of the shielding type has the same exterior appearance as the conventional semiconductor device.
- a conventional production line can be used in an assembly process of the semiconductor device, thereby enabling substrate packaging without modifying a design of the substrate or changing a mounting jig.
- a method for manufacturing a semiconductor element of the present invention is arranged so as to have the steps of (1) fixing a sheet or plate material on a front face of a wafer on which an element circuit, electrode pads, and a cutting line that is formed so as to surround the element circuit and the electrode pads are formed, respectively; (2) forming a groove along the cutting line on a back face which is on a back side of the wafer front face; (3) forming a shielding layer so as to shield electromagnetic waves on the wafer back face having the groove and on a concave portion of the groove; and (4) removing the sheet or plate material fixed on the wafer front face, the steps (1) through (4) being processed in this order.
- a sheet or plate material is fixed on a front face of a wafer on which an element circuit, electrode pads, and a cutting line that is formed so as to surround the element circuit and the electrode pads are formed, respectively.
- a groove is formed along the cutting line on a back face which is on a back side of the wafer front face.
- a shielding layer for shielding electromagnetic waves is formed on the wafer back face having the groove and on a concave portion of the groove.
- a method for manufacturing a semiconductor element of the present invention may be arranged so as to have the steps of (1) forming a secondary wiring whose one end is electrically connected to electrode pads provided on a front face of a wafer on which an element circuit, the electrode pads, and a cutting line that is formed so as to surround the element circuit and the electrode pads are formed, respectively; (2) forming an insulating layer so as to have an opening on the secondary wiring; (3) fixing a sheet or plate material on the front face of the wafer; (4) forming a groove along the cutting line on a back face which is on a back side of the wafer front face; (5) forming a shielding layer so as to shield electromagnetic waves on the wafer back face having the groove and on a concave portion of the groove; and (6) removing the sheet or plate material fixed on the wafer front face, the steps (1) through (6) being processed in this order.
- a secondary wiring is formed, whose one end is electrically connected to electrode pads provided on a front face of a wafer on which an element circuit, the electrode pads, and a cutting line that is formed so as to surround the element circuit and the electrode pads are formed, respectively.
- an insulating layer is formed so as to have an opening on the secondary wiring.
- a sheet or plate material is fixed on the front face of the wafer.
- a groove is formed along the cutting line on a back face which is on a back side of the wafer front face.
- a shielding layer for shielding electromagnetic waves is formed on the wafer back face having the groove and on a concave portion of the groove.
- the method for manufacturing the semiconductor element of the present invention may be so arranged that a taper is formed so that a groove has a wider width on a side of the back face than on a side of the front face, in the step of forming a groove along the cutting line on the back face of the wafer.
- a taper is formed so that a groove has a wider width on a side of the back face than on a side of the front face.
Landscapes
- Microelectronics & Electronic Packaging (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
- Dicing (AREA)
Abstract
A semiconductor chip of the present invention is so arranged that a front face on which an element circuit is formed has electrode pads and a side face and a back face are coated with a shielding layer for shielding electromagnetic waves. With this, it is possible to provide a semiconductor element capable of being easily manufactured into a smaller semiconductor device compared with a conventional semiconductor device equipped with a shielding cap; a semiconductor device; and a method for manufacturing a semiconductor element.
Description
- The present invention relates to a semiconductor element having a shielding structure, a semiconductor device, and a method for manufacturing a semiconductor element.
- In these years, in accordance with the miniaturization of electronic equipments, there is a growing demand for electronic parts such as a semiconductor device that can realize miniaturization and high-density packaging. In response to this demand for higher density, it is required to mount both analog and digital circuits together, or devices having high clock frequency together. In these cases, noise is known to generate among the closely located devices due to electromagnetic waves.
- In order to shield a semiconductor device or module that is susceptible to electromagnetic waves from a semiconductor device or module that considerably generates electromagnetic waves, a whole semiconductor device or module is generally covered with a metal cap called a shielding cap, etc.
- As an example of this kind of semiconductor device, Japanese Unexamined Patent Publication No. 256412/1998 (Tokukaihei 10-256412; published on Sep. 25, 1998) proposes a semiconductor device having a structure as shown in
FIG. 19 , together with its manufacturing method. - As shown in
FIG. 19 , the above semiconductor device is arranged as follows. A semiconductor devicemain body 110 is so arranged that a semiconductor chip (semiconductor element) 102 is mounted on arectangular wiring substrate 101, and a protruded external connectingterminal 103 is provided on a back face of thewiring substrate 101. Then, the semiconductor devicemain body 110 is covered with ashielding cap 121 having a rectangular parallelepiped shape with an open bottom face so that top and side faces of the semiconductor devicemain body 110 are covered, and theshielding cap 121 is adhered to the semiconductor devicemain body 110 with anadhesive agent 122. - On a front side of the
semiconductor chip 102, an element circuit (not shown) is formed. Thesemiconductor chip 102 is mounted on thewiring substrate 101 either using an upset so as to be electrically connected to thewiring substrate 101 by abonding wire 104, or using a downset by a flip chip connecting method. The mountedsemiconductor chip 102 is covered with sealingresin 105. - The material of the
shielding cap 121, is a gold-plated or tin-plated metal such as copper, or nickel silver. The dimensions of a storing section of theshielding cap 121 in a horizontal direction is a little larger than the size of thewiring substrate 101 so as to fully cover the semiconductor devicemain body 110. Further, inside the side faces of theshielding cap 121 is provided with a pressedprotrusion 123 for fixing thewiring substrate 101. - A method for manufacturing the above-described semiconductor device will be explained as follows. After the semiconductor device
main body 110 is formed, theadhesive agent 122 is thickly put on thesealing resin 105 on the semiconductor devicemain body 110 using a dispense nozzle (not shown); theshielding cap 121 attached by attaching conveying means (not shown) is put on from above and pushed into a fixed position; and then curing treatment is applied. - However, the conventional semiconductor device and the conventional method for manufacturing the semiconductor element have the following problems.
- (A) The whole semiconductor device becomes very large, because the semiconductor device
main body 110 larger than the chip size is further covered with theshielding cap 121. - (B) It is required to prepare the
shielding cap 121 variously in accordance with the semiconductor devicemain bodies 110 in different sizes. - (C) The application is limited to an area array such as a BGA (Ball Grid Array).
- (D) The assembling steps become complicated, because, after the semiconductor device
main body 110 is assembled, each semiconductor devicemain body 110 has to undergo the steps of dispensing theadhesive agent 122, covering with theshielding cap 121 that is press-molded and subjected to plating, etc., and curing theadhesive agent 122. - (E) It is difficult to shield a back face (external connecting terminal side) of the semiconductor device.
- An object of the present invention is to provide a semiconductor element capable of being easily manufactured into a smaller semiconductor device compared with a conventional semiconductor device equipped with a shielding cap; a semiconductor device; and a method for manufacturing a semiconductor element.
- In order to attain the foregoing object, a semiconductor element of the present invention, whose front face on which an element circuit is formed has electrode pads and whose side face is provided between the front face and a back face on a back side of the front face, is characterized in that the side face and the back face are coated with a shielding layer for shielding electromagnetic waves.
- Namely, the conventional semiconductor device has a problem such that the entire size of the semiconductor device becomes very large, because the semiconductor device is covered with a shielding cap.
- With the present invention, however, the side and back faces of the semiconductor element are coated with the shielding layer for shielding electromagnetic waves. In other words, the semiconductor element is directly coated with the shielding layer.
- As a result, it becomes possible to provide a semiconductor element capable of being easily manufactured into a smaller semiconductor device compared with the conventional semiconductor device equipped with a shielding cap. This also eliminates the need for manufacturing the shielding cap variously in accordance with different shapes and sizes of the semiconductor devices, so that a pressing mold becomes unnecessary. This obviates the complexities of manufacturing and managing various kinds of shielding caps.
- In order to attain the foregoing object, a semiconductor device of the present invention is characterized in that an external connecting terminal is formed on a semiconductor element, whose front face on which an element circuit is formed has electrode pads and whose side face is provided between the front face and a back face on a back side of the front face, the side face and the back face being coated with a shielding layer for shielding electromagnetic waves.
- With this arrangement, the semiconductor device is so arranged that an external connecting terminal is formed on the above-described semiconductor element. Namely, the semiconductor device is composed of a semiconductor element of the electromagnetic wave shielding type as arranged above.
- With this, it becomes possible to provide a smaller semiconductor device compared with the conventional semiconductor device equipped with a shielding cap. This also eliminates the need for manufacturing the shielding cap variously in accordance with different shapes and sizes of the semiconductor devices, so that a pressing mold becomes unnecessary. This obviates the complexities of manufacturing and managing various kinds of shielding caps.
- In order to attain the foregoing object, a method for manufacturing a semiconductor element of the present invention is characterized so as to have the steps of (1) fixing a sheet or plate material on a front face of a wafer on which an element circuit, electrode pads, and a cutting line that is formed so as to surround the element circuit and the electrode pads are formed, respectively; (2) forming a groove along the cutting line on a back face which is on a back side of the wafer front face; (3) forming a shielding layer so as to shield electromagnetic waves on the wafer back face having the groove and on a concave portion of the groove; and (4) removing the sheet or plate material fixed on the wafer front face, the steps (1) through (4) being processed in this order.
- With this method, when manufacturing the semiconductor element, first, (1) a sheet or plate material is fixed on a front face of a wafer on which an element circuit, electrode pads, and a cutting line that is formed so as to surround the element circuit and the electrode pads are formed, respectively. Next, (2) a groove is formed along the cutting line on a back face which is on a back side of the wafer front face. Then, (3) a shielding layer for shielding electromagnetic waves is formed on the wafer back face having the groove and on a concave portion of the groove. After this, (4) the sheet or plate material fixed on the wafer front face is removed.
- With this, it is possible to provide a method for manufacturing a semiconductor element whose back and side faces have the electromagnetic wave shielding structure.
- For a fuller understanding of the nature and advantages of the invention, reference should be made to the ensuing detailed description taken in conjunction with the accompanying drawings.
-
FIG. 1 is a cross-sectional view showing an embodiment of a semiconductor chip of the present invention. -
FIG. 2 is a cross-sectional view showing a semiconductor chip whose side faces have a taper. - FIGS. 3(a) through 3(d) are cross-sectional views showing manufacturing steps of the semiconductor chip.
- FIGS. 4(a) through 4(c) show a state where a wafer is equipped with a jig in the manufacturing steps.
FIG. 4 (a) is the front view,FIG. 4 (b) is the plan view, andFIG. 4 (c) is the bottom plan view. -
FIG. 5 (a) is a front view showing a blade used in the manufacturing steps.FIG. 5 (b) is a side view showing the blade. - FIGS. 6(a) and 6(b) are cross-sectional views showing manufacturing steps of the semiconductor chip after those shown in FIGS. 3(a) through 3(d).
- FIGS. 7(a) through 7(c) are cross-sectional views each showing how a shielding layer is formed when a shielding layer of a conductive material is formed only by sputtering.
FIG. 7 (a) shows a case where a vertical groove is formed.FIG. 7 (b) shows a case where a groove is formed on a back face of a wafer whose thickness is reduced by back face polishing.FIG. 7 (c) shows a case where a taper is formed on side faces of a wafer. -
FIG. 8 (a) through 8(c) are cross-sectional views each showing how a shielding layer is formed when a shielding layer of a conductive material is formed by sputtering and subsequent electrolytic plating.FIG. 8 (a) shows a case where a vertical groove is formed.FIG. 8 (b) shows a case where a groove is formed on a back face of a wafer whose thickness is reduced by back face polishing.FIG. 8 (c) shows a case where a taper is formed on side faces of a wafer. -
FIG. 9 (a) through 9(c) are cross-sectional views each showing how a shielding layer is formed when a shielding layer is made of a resin sheet as an example of an electromagnetic wave absorbing material.FIG. 9 (a) shows a case where a vertical groove is formed.FIG. 9 (b) shows a case where a groove is formed on a back face of a wafer whose thickness is reduced by back face polishing.FIG. 9 (c) shows a case where a taper is formed on side faces of a wafer. -
FIG. 10 is a cross-sectional view showing another embodiment of the semiconductor chip of the present invention. - FIGS. 11(a) through 11(e) are cross-sectional views showing manufacturing steps of the above semiconductor chip.
- FIGS. 12(a) through 12(c) are cross-sectional views showing manufacturing steps of the above semiconductor chip after those shown in FIGS. 11(a) through 11(e).
- FIGS. 13(a) and 13(b) are cross-sectional views showing manufacturing steps of the above semiconductor chip after those shown in FIGS. 12(a) through 12(c).
-
FIG. 14 is a cross-sectional view showing a further embodiment of the semiconductor chip of the present invention. -
FIG. 15 is a cross-sectional view showing another example of the above semiconductor chip. - FIGS. 16(a) through 16(d) are cross-sectional views showing manufacturing steps of the above semiconductor chip.
-
FIG. 17 is a cross-sectional view showing a semiconductor device of the present invention. -
FIG. 18 is a cross-sectional view showing another example of the above semiconductor device. -
FIG. 19 is a cross-sectional view showing a conventional semiconductor device. - The following will explain an embodiment of the present invention with reference to
FIGS. 1 through 9 (a) to 9(c). - As shown in
FIG. 1 , a semiconductor chip (semiconductor element) 1 of the present embodiment is a semiconductor chip of a shielding type. Thesemiconductor chip 1 is provided with an element circuit (not shown) on a front face side. Further, a chip front face (element front face) 1 a of thesemiconductor chip 1 is provided with apassivation film 3 having anopening 3 a only on a portion of anelectrode pad 2. Thepassivation film 3 is composed of an inorganic material such as SiO2 and SiN, or an organic material such as polyimide. Two ormore passivation films 3 may be provided. Note that, the manufacturing process of a semiconductor device generally consists of a wafer process called as a front-end process and an assembling process (packaging) called as a back-end process. Thepassivation film 3 is generally formed in a last step of the wafer process, because thepassivation film 3 is formed to protect the semiconductor element from thermal or physical stress applied in the back-end process, etc. - In the present embodiment, a chip back face (element back face) 1 b and a chip side face (element side face) 1 c of the
semiconductor chip 1 are covered with ashielding layer 4. Theshielding layer 4 is composed of a conductive material such as Au. As a foundation layer of theshielding layer 4, an insulating layer (not shown) is formed to surely insulate theshielding layer 4 from a chipmain body 10. The method for forming the insulating layer may be various methods such as a method of applying resin varnish, but a CVD (Chemical Vapor Deposition) method, which is capable of uniformly forming a thin film, is used to form an oxide film here. - Note that, the above-described
semiconductor chip 1 has a rectangular cross-sectional shape, but the cross-sectional shape of thesemiconductor chip 1 is not limited to this. For example, as shown inFIG. 2 , thechip side face 1 c of thesemiconductor chip 1 may have a taper. Namely, the chip backface 1 b has a smaller area than thechip front face 1 a on which the element circuit is formed. - With this tapered shape, when the
shielding layer 4 is formed by vapor-phase or liquid-phase growth, theshielding layer 4 can be formed to have a uniform thickness on the chip backface 1 b and thechip side face 1 c of thesemiconductor chip 1. Namely, it is possible to prevent theshielding layer 4 from being partly thinned or punctured on thechip side face 1 c of thesemiconductor chip 1. Further, the insulating layer (not shown) as the foundation layer of theshielding layer 4 also can be formed to have a uniform thickness on the back face and the side face, thereby effectively maintaining the uniformity of the film. - Next, a method for manufacturing the
semiconductor chip 1 as arranged above will be explained with reference to FIGS. 3(a) through 3(d). - First, as shown in
FIG. 3 (a), prepared is awafer 20 whose front face is provided with the element circuit (not shown), theelectrode pads 2, and thepassivation film 3 which is formed on a portion except the element circuit, theelectrode pads 2, and scribe lines (cutting lines) 21. Here, thescribe line 21 is a lined area that is to be cut in a later step in which thewafer 20 is separated into individual pieces. - Next, as shown in
FIG. 3 (b), a wafer front face 20 a of thewafer 20 is fixed on ajig 31. Thejig 31 may be made of any material having a smooth surface and sufficient tolerance for later steps. For example, the material includes a metal material such as stainless steel and aluminum, a plate material such as glass and a silicon wafer, and a tensioned heat-resistant resin sheet of polyimide such as upilex. Note that, when using the tensioned heat-resistant resin sheet, it is preferable to use it after attached to a ring jig, etc., that is used in steps such as a dicing step for cutting the wafer into individual pieces. - The
wafer 20 can be fixed on the above-described material when an adhesive agent is applied on the above-described material. When the adhesive agent has a glass transition point Tg of not less than 200° C., for example, the adhesive agent has tolerance for later steps. Further, since the later steps include a peeling process, it is preferable to use an adhesive agent whose adhesion can be lowered by UV irradiation, chemicals such as acetone, heating, etc. - In the present embodiment, the
jig 31 made of glass is used, and a thermoplastic adhesive agent made of polyimide is used as the adhesive agent. Further, the adhesive agent is used by being applied on thejig 31. Generally, this kind of adhesive agent is used for secure fixing by compression bonding at a high temperature of not less than 350° C. However, in this case, the jig is only fixed so as not to be peeled during the steps, so that thermo compression bonding is lightly carried out at a temperature of approximately 250° C. This adhesion enables separation at a surface of the adhesive agent in the later peeling step. - Further, after the
glass jig 31 larger than thewafer 20 is pasted on thewafer 20, by marking scribe line positions on an exceeding portion of the glass surface, thewafer 20 can be subjected to dicing. Note that, when thejig 31 is not made of a transparent material, by marking the scribe line positions on a back face of thewafer 20 using a laser, etc., thewafer 20 can be subjected to dicing. - Specifically, as shown in
FIG. 4 (a), the glass jig (sheet or plate material) 31, which is a little larger than thewafer 20, is pasted on thewafer 20 on a side of the element circuit formed on the wafer front face 20 a. The scribe line positions are marked on the front surface of the jig 31 (inFIG. 4 (a), from above of the sheet planar surface), as shown inFIG. 4 (b). Note that, only a peripheral portion of thejig 31 may be marked. When the markedjig 31, etc. is seen from the back side of the wafer 20 (inFIG. 4 (a), from below of the sheet planar surface), the marking is visible because thejig 31 is made of transparent glass. As a result, using the marking as a reference, thewafer 20 can be subjected to dicing from the back face. - Following this, as shown in
FIG. 3 (c), thewafer 20 is subjected to dicing at the scribe lines 21 using ablade 32. Note that, a blade for dicing is generally disk-shaped and has a uniform thickness of approximately 50 μm. However, since the blade having a uniform thickness creates vertical cut surfaces, it is difficult to achieve the uniform thickness of theshielding layer 4, etc. in a next step. As a method to prevent this, the back face of thewafer 20 may be polished so that thewafer 20 has the thickness of not more than about 200 μm, for example, thereby achieving a certain degree of uniformity of the film. Namely, wafer thickness is generally predetermined. More specifically, a 4-inch wafer has a thickness of 525 μm, a 6-inch wafer has a thickness of 625 μm, and an 8-inch wafer has a thickness of 725 μm. Therefore, by polishing the wafer to have a thickness of not more than about 200 μm, it is possible to maintain a certain degree of uniformity of the film. - On the other hand, as another method to maintain the uniform thickness of the
shielding layer 4′, etc., acircular blade 32 having different thicknesses at outer and inner circumferential portions is used in the present embodiment, as shown in FIGS. 5(a) and 5(b). The outer circumferential portion of theblade 32 has a thickness of 50 μm, whereas an inner circumferential portion that is 800 μm radially inside the outer circumferential portion has a thickness of 980 μm. By using thisblade 32, when thecircular blade 32 rotates on a rotation axis so as to form a groove on an object, a taper is formed on thechip side face 1 c of thesemiconductor chip 1 that is separated from thewafer 20, allowing thechip front face 1 a to have a larger area than the chip backface 1 b. Further, in the present embodiment, by using thisblade 32, it is possible to maintain the uniform thickness of theshielding layer 4, etc., as later described. Note that, the taper is formed so as to have a point angle of 60° here. However, as the angle becomes larger, it becomes easier to form a uniform film such as theshielding layer 4 in a later step. - Further, other methods to form the taper include wet etching, laser irradiation at different angles, etc.
- Next, as shown in
FIG. 3 (d), the insulating film (not shown) as the foundation layer of theshielding layer 4 is formed by a photo-assisted CVD method. Note that, various methods for forming the insulating film may be employed. For example, sheet resin such as polyimide may be pasted on so as to wrap thesemiconductor chip 1, while being heated under reduced pressure with respect to thejig 31. Employed here is the CVD method, which can uniformly form a thin insulating film. There are several types in the CVD method, but it is preferable to use the photo-assisted CVD, which can form an oxide film at a relatively low temperature. Using SiH4—N2O as a reactive material, the oxide film is formed. - Next, the
shielding layer 4 is formed in such a manner that Au is formed to have a thickness of approximately 1 μm by sputtering. Theshielding layer 4 may be formed thicker by electrolytic Au plating if necessary. When the electrolytic plating is applied, the film formed by the sputtering may have a thickness of only about 0.1 μm in view of a time for forming the film. Further, since Au is expensive, other metal materials such as Cu may be used. In this case, Cu is formed by sputtering. Note that, when it is necessary to form Cu thicker, various methods may be employed such that Cu is further formed by electrolytic plating. Further, other than metal, a material that absorbs electromagnetic waves may be used. For example, when a resin sheet containing powder ferrite is heated under reduced pressure with respect to thejig 31, the resin sheet fits and adheres to the indented surface. In this method, by polishing the chip backface 1 b of thesemiconductor chip 1 so that the wafer has a thickness of not more than about 200 μm, or by forming a taper on thechip side face 1 c, it is possible to prevent the inclusion of bubbles in spite of the indented surface. Further, ferrite particles and resin containing ferrite particles generally have an insulating property, thereby eliminating the need for the insulating layer as the foundation layer. - A peeling
tool 35 is assembled in such a manner that, for obtaining tension, aring jig 34 is pasted on anadhesive sheet 33 which is a dicing sheet. Next, as shown inFIG. 6 (a), theadhesive sheet 33 of thepeeling tool 35 is pasted on theshielding layer 4 on the back side of thesemiconductor chip 1. - Next, as shown in
FIG. 6 (b), thejig 31 that is lightly fixed is peeled, and acurved jig 36 having a curved surface is pressed on, so as to separate therespective semiconductor chips 1. - As another method, the
semiconductor chips 1 that are connected via theshielding layer 4 may be separated by another dicing, after peeling thejig 31. Here, a disk-shaped blade for dicing having a uniform thickness is used. This blade for dicing preferably has a thin thickness, and may have a thickness of approximately 30 μm, for example. - The following will explain how the
shielding layer 4 is formed on the side faces of thesemiconductor chip 1 when theshielding layer 4 is formed with the above-described method. First, a case will be explained where theshielding layer 4 of a conductive material is formed only by sputtering. - As shown in
FIG. 7 (a), when the groove is formed on the back face of thewafer 20 without subjected to the back face polishing, a sputtering film is formed thinner on side faces of the groove than on the wafer back face because the groove is deep. In contrast, as shown inFIG. 7 (b), when the groove is formed on the back face of thewafer 20 whose thickness is reduced after subjected to the back face polishing, the sputtering film is uniformly formed on the side faces of the groove because the groove is not deep. Further, when the taper is formed at the groove, as shown inFIG. 7 (c), the sputtering film is uniformly formed on the side faces of the groove as on the back face of thewafer 20. - Next, a case will be explained where the
shielding layer 4 is made of a conductive material and is formed by sputtering and subsequent electrolytic plating. - First, as shown in
FIG. 8 (a), when the groove is formed on the back face of thewafer 20 without subjected to the back face polishing, a plated film is formed thinner on side faces of the groove than on the wafer back face, because the plating liquid does not circulate well inside the deep groove. Further, since the electrolyzation tends to concentrate at edge portions, the plating film swells at the edge portions, thereby causing short-circuiting. - In contrast, as shown in
FIG. 8 (b), when the groove is formed on the back face of thewafer 20 that is subjected to the back face polishing, the plating film is uniformly formed on the side faces of the groove, because the plating liquid is easily supplied inside the shallow groove, thereby achieving a film thickness almost the same as on the back face of thewafer 20. - Next, when the taper is formed at the groove, as shown in
FIG. 8 (c), the plating film is uniformly formed on the side faces of the groove, because the plating liquid is easily supplied inside the groove, thereby achieving a film thickness almost the same as on the back face of thewafer 20. - Next, a case will be explained where the
shielding layer 4 is made of a resin sheet containing powder ferrite as an example of the electromagnetic wave absorbing material as shown inEmbodiment 3 as later described. - First, as shown in
FIG. 9 (a), when the groove is formed on the back face of thewafer 20 without subjected to the back face polishing, the resin sheet tries to fit the indented surface by being heated under reduced pressure between the resin sheet containing powder ferrite and thewafer 20, but the resin sheet has difficulty in fitting in a bottom portion of the groove because the groove is deep. - In contrast, as shown in
FIG. 9 (b), when the groove is formed on the back face of thewafer 20 whose thickness is reduced after subjected to the back face polishing, by heating under reduced pressure, the resin sheet containing powder ferrite easily fits in the bottom portion of the groove because the groove is not deep. - Further, when the taper is formed at the groove, as shown in
FIG. 9 (c), the resin sheet containing powder ferrite easily fits in the bottom portion of the groove even if thewafer 20 is thick. - As described above, in the present embodiment, the
chip side face 1 c and the chip backface 1 b of thesemiconductor chip 1 are coated with theshielding layer 4 which shields electromagnetic waves. Namely, thesemiconductor chip 1 is directly coated with theshielding layer 4. - With this, it is possible to provide the
semiconductor chip 1 capable of being easily manufactured into a smaller semiconductor device compared with a conventional semiconductor device equipped with a shielding cap. This also eliminates the need for manufacturing the shielding cap variously in accordance with different shapes and sizes of the semiconductor devices, so that a pressing mold becomes unnecessary. This obviates the complexities of manufacturing and managing various kinds of shielding caps. - Further, in the present embodiment, the chip back
face 1 b of thesemiconductor chip 1 has a smaller area than thechip front face 1 a. Thus, when an insulating layer or theshielding layer 4 is formed on the back and side faces of thesemiconductor chip 1, it is possible to uniformly form the layer to have almost the same thickness on the back and side faces of thesemiconductor chip 1. - Further, in the
semiconductor chip 1 of the present embodiment, theshielding layer 4 is made of a conductive material. This prevents the entrance of electromagnetic waves from thesemiconductor chip 1 to the outside or from the outside to thesemiconductor chip 1, thereby reducing the effects of noise, etc. In addition to electromagnetic waves, theshielding layer 4 made of a conductive material also prevents the transmission of light, thereby preventing a malfunction due to a photovoltaic effect. - Further, a method for manufacturing the
semiconductor chip 1 of the present embodiment is arranged so as to have the steps of (1) fixing thejig 31 on the wafer front face 20 a on which the element circuit, theelectrode pads 2, and the scribe lines 21 that are formed so as to surround the element circuit and theelectrode pads 2 are formed, respectively; (2) forming a groove along each of the scribe lines 21 on a wafer back face which is on a back side of the wafer front face 20 a; (3) forming theshielding layer 4 so as to shield electromagnetic waves on the wafer back face having the groove and on a concave portion of the groove; and (4) removing thejig 31 fixed on the wafer front face 20 a. - With this, it is possible to provide a method for manufacturing the
semiconductor chip 1 whose back and side faces have the electromagnetic wave shielding structure. - The method for manufacturing the
semiconductor chip 1 of the present embodiment is so arranged that a taper is formed so that a groove has a wider width on a side of the back face than on a side of the front face, in the step of forming a groove along each of the scribe lines 21 on the back face of the wafer. - With this, when an insulating layer or the
shielding layer 4 is formed on the chip backface 1 b and thechip side face 1 c of thesemiconductor chip 1, the layer is uniformly formed to have almost the same thickness on the chip backface 1 b and thechip side face 1 c. Thus, it is possible to provide a high-quality semiconductor chip 1 of the electromagnetic wave shielding type. - The following will explain another embodiment of the present invention with reference to
FIGS. 10 through 13 (a) and 13(b). For ease of explanation, members having the same functions as those shown in the drawings pertaining to the first embodiment above will be given the same reference symbols, and explanation thereof will be omitted here. - A semiconductor chip (semiconductor element) of the present embodiment is also a semiconductor chip of a shielding type. In this
semiconductor chip 50, thepassivation film 3 is provided on a chip front face 50 a that has an element circuit (not shown). Thepassivation film 3 has theopening 3 a only at a portion on theelectrode pad 2. - In the present embodiment, the
electrode pad 2 is electrically connected to one end ofsecondary wiring 51, and an insulatinglayer 52 is formed thereon so as to have anopening 52 a to reveal anelectrode pad 51 a formed with thesecondary wiring 51. A taper is formed on a chip side face 50 c of thesemiconductor chip 50, and theshielding layer 4 is formed on a chip back face 50 b and on the chip side face 50 c. - When the
shielding layer 4 is made of a conductive material, an insulating layer (not shown) is formed as the foundation layer. Theshielding layer 4 made of a conductive material is electrically connected via thesecondary wiring 51 to theelectrode pad 2 which is a ground terminal. - Another end of the
secondary wiring 51 is revealed at theopening 52 a on the insulatinglayer 52. Thesecondary wiring 51 revealed at theopening 52 a on the insulatinglayer 52 is used for external electrical connection. Note that, when theshielding layer 4 is made of an electromagnetic wave absorbing material, there is no need to connect the ground terminal with theshielding layer 4. - Next, a method for manufacturing the
semiconductor chip 50 as arranged above will be explained with reference to FIGS. 11(a) through 11(e), 12(a) through 12(c), 13(a), and 13(b). - First, as shown in
FIG. 11 (a), prepared is awafer 20 whose front face is provided with the element circuit (not shown), theelectrode pads 2, and thepassivation film 3 which is formed on a portion except the element circuit, theelectrode pads 2, and scribe lines 21. - Next, as shown in
FIG. 11 (b), after a metal thin film (not shown) is formed by sputtering, a resist 53 is formed to have an almost uniform thickness on an entire surface of the wafer front face 20 a on which the element circuit is formed, and then photolithography is carried out so as to form anopening 53 a at a portion where thesecondary wiring 51 is to be formed. - When the
electrode pad 2 is made of Al, a first-layer metal thin film formed by the sputtering may be Ti, Ti—W, Cr, etc., which have functions of adhesion and barrier. Ti—W is used here. Further, when thesecondary wiring 51 is made of Cu, a second-layer metal thin film needs to be made of Cu. As described above, a material for the second-layer metal thin film needs to be selected in accordance with a material of thesecondary wiring 51. Here, Cu is formed as the second-layer metal thin film, and then Cu, Ni, and Au are sequentially layered by an electrolytic plating method on theopening 53 a of the resist 53, thereby forming the secondary wiring. The Cu wiring is used because it is more inexpensive compared with Au and it has good conductivity. - Further, as shown in
FIG. 11 (c), the Au is formed at the outermost layer because of reasons such that it is capable of being connected to Au wire, etc., capable of being easily connected by soldering, and capable of preventing surface oxidation. The Ni is formed because it can prevent the Cu from diffusing into the surface, and it is required for solder connection. As described above, the semiconductor chip can be connected in various forms, so that the semiconductor chip can be mounted on and applied to various types of semiconductor devices. - Next, as shown in
FIG. 11 (d), after thesecondary wiring 51 is formed, the resist 53 is separated. Generally, the resist 53 can be separated easily by a solvent such as acetone. Then, the Cu and Ti—W metal thin films, which become unnecessary, are sequentially removed by wet etching using thesecondary wiring 51 as a mask. - Next, as shown in
FIG. 11 (e), the insulatinglayer 52 is formed to protect thesecondary wiring 51. The insulatinglayer 52 is formed in such a method that photosensitive resin varnish is applied and formed into a film, and then photolithography is carried out for patterning. The patterning forms an opening at a desired portion on the scribe lines 21 and on thesecondary wiring 51, and then heat treatment is applied for curing. - The following steps are carried out in the same manner as in First Embodiment. Namely, as shown in
FIG. 12 (a), on a side of an element formed surface on which thesecondary wiring 51 and the insulatinglayer 52 are formed, thewafer 20 is fixed on thejig 31. Thejig 31 is made of a material having a smooth surface and sufficient tolerance for later steps. Here, aplate glass jig 31 is used. On a surface of thejig 31, a thermoplastic adhesive agent of polyimide having a glass transition point Tg of not less than 200° C., for example, is applied and formed so as to uniformly have a thin thickness. Thejig 31 is only fixed on thewafer 20 so as not to be peeled during the steps, so that thermo compression bonding is lightly carried out at a temperature of approximately 250° C. This adhesion enables separation at a surface of the adhesive agent in the later peeling step. - Following this, as shown in
FIG. 12 (b), grooves are formed by dicing on a wafer back face 20 b of thewafer 20. Note that, acircular blade 32 having different thicknesses at outer and inner circumferential portions is used here. The outer circumferential portion of theblade 32 has a thickness of 50 μm, whereas an inner circumferential portion that is 800 μm radially inside the outer circumferential portion has a thickness of 980 μm. By using thisblade 32, a taper is formed on a chip side face 50 c of asemiconductor chip 50 that is separated from thewafer 20, allowing a chip front face 50 a to have a larger area than a chip back face 50 b. - Next, as shown in
FIG. 12 (c), the insulating layer (not shown) is formed by a photo-assisted CVD method as the foundation layer (not shown) of theshielding layer 4. Using SiH4—N2O as a reactive material, thesemiconductor chip 50 is heated at approximately 200° C. in a chamber and irradiated by a mercury lamp, thereby forming the film. Next, theshielding layer 4 is formed in such a manner that Au is formed to have a thickness of approximately 1 μm by sputtering. Theshielding layer 4 may be formed thicker by electrolytic Au plating if necessary. Further, theshielding layer 4 may be formed with a conductive material other than Au and, for example, other metal materials such as Cu. In this case, Cu is formed by sputtering. Note that, when it is necessary to form Cu thicker, various methods may be employed such that Cu is further formed by electrolytic plating. Further, other than metal, a material that absorbs electromagnetic waves may be used. For example, when a resin sheet containing powder ferrite is heated under reduced pressure with respect to thejig 31, the resin sheet would fit and adhere to the chip back face 50 b and the chip side face 50 c of thesemiconductor chip 50. In this case, ferrite and resin containing ferrite particles have an insulating property, thereby eliminating the need for the insulating layer as the foundation layer. Further, there is no need to connect thesecondary wiring 51 with theshielding layer 4. - A peeling
tool 35 is made in such a manner that, for obtaining tension, aring jig 34 is pasted on anadhesive sheet 33 which is a dicing sheet. Next, as shown inFIG. 13 (a), theadhesive sheet 33 of thepeeling tool 35 is pasted on theshielding layer 4 on the back side of thesemiconductor chip 50. - Next, as shown in
FIG. 13 (b), thejig 31 that is lightly fixed is peeled, and acurved jig 36 having a curved surface is pressed on, so as to separate therespective semiconductor chips 50. - As described above, in the
semiconductor chip 50 of the present embodiment, asecondary wiring 51 is further provided on the wafer front face 20 a so as to be electrically connected to theelectrode pads 2. Further, the insulatinglayer 52 is provided on thesecondary wiring 51 so as to have theopening 52 a for revealing theelectrode pad 51 a formed with thesecondary wiring 51. - Thus, it is possible to flexibly vary a pattern of the
secondary wiring 51 and a layout of the opening 52 a on the insulatinglayer 52, thereby easily enabling flip chip connection on a substrate or in the semiconductor device. - Further, in the
semiconductor chip 50 of the present embodiment, theshielding layer 4 is electrically connected via thesecondary wiring 51 to theelectrode pad 2 as a ground terminal of a main body of the semiconductor element. Thus, it is possible to achieve increased effect of preventing the electromagnetic waves, compared with a case where theshielding layer 4 is merely provided. Namely, even though a metal conductor has a characteristic to reflect electromagnetic waves, a small amount of electromagnetic waves transmit the metal conductor. Thus, by electrically connecting theshielding layer 4 with the ground terminal, most of the transmitted electromagnetic waves flow through the metal conductor as electric current, and are earthed. - Further, in the
semiconductor chip 50 of the present embodiment, thesecondary wiring 51 is further coated with the insulatinglayer 52. - This prevents short-circuiting with respect to other components and wiring in the device. Further, the insulating
layer 52 protects thesecondary wiring 51, thus having an effect of preventing corrosion and physical damages, etc. of thesecondary wiring 51. - A method for manufacturing the
semiconductor chip 50 of the present embodiment may be arranged so as to have the steps of (1) forming thesecondary wiring 51 whose one end is electrically connected to theelectrode pads 2 provided on a front face of a wafer on which an element circuit, theelectrode pads 2, and the scribe lines 21 that are formed so as to surround the element circuit and theelectrode pads 2 are formed, respectively; (2) forming the insulatinglayer 52 so as to have theopening 52 a on thesecondary wiring 51; (3) fixing thejig 31 on the front face of the wafer; (4) forming a groove along each of the scribe lines 21 on a back face which is on a back side of the wafer front face; (5) forming theshielding layer 4 so as to shield electromagnetic waves on the wafer back face having the groove and on a concave portion of the groove; and (6) removing thejig 31 fixed on the wafer front face. - As a result, it is possible to provide a method for manufacturing the
semiconductor element 50 of the electromagnetic wave shielding type, in which a pattern of thesecondary wiring 51 and a layout of the opening 52 a on the insulatinglayer 52 can be flexibly varied. - The following will explain a further embodiment of the present invention with reference to
FIGS. 14, 15 , and 16(a) to 16(d). For ease of explanation, members having the same functions as those shown in the drawings pertaining to the first and second embodiments above will be given the same reference symbols, and explanation thereof will be omitted here. - In the present embodiment, explained is a semiconductor chip of a shielding type in which a shielding layer is also formed on a front face side of a semiconductor chip (semiconductor element).
- In this
semiconductor chip 60, thepassivation film 3 is provided on a chip front face 60 a that has an element circuit (not shown). Thepassivation film 3 has theopening 3 a only at a portion on theelectrode pad 2. - In the present embodiment, as in Second Embodiment, the
electrode pad 2 is electrically connected to one end of thesecondary wiring 51, and an insulatinglayer 52 is formed thereon so as to have anopening 52 a. A taper is formed on a chip side face 60 c of thesemiconductor chip 60, and theshielding layer 4 is formed on a chip back face 60 b and on the chip side face 60 c. - When the
shielding layer 4 is made of a conductive material, thesecondary wiring 51 is electrically connected to theelectrode pad 2 which is a ground terminal, and to theshielding layer 4. Further, another end of thesecondary wiring 51 is revealed at theopening 52 a on the insulatinglayer 52. Further, theshielding layer 4 is electrically connected to ashielding layer 64 on the circuit formed surface of thesemiconductor chip 60. As described above, in the present embodiment, theshielding layer 64 is also formed on the insulatinglayer 52 on a side of the chip front face 60 a. - Further, in the present embodiment, a surface of the
shielding layer 4 is coated with an insulatinglayer 62, and a surface of theshielding layer 64 is coated with an insulatinglayer 63. The insulating layers 62 and 63 are formed to protect the shielding layers 4 and 64, and to prevent short-circuiting, etc. with respect to other mounted components, etc. - Incidentally, in the present embodiment, the shielding layers 4 and 64 are made of a conductive material, but the material is not limited to this. The shielding layers 4 and 64 may be made of an electromagnetic wave absorbing material. In this case, as shown in
FIG. 15 , it is not required to connect theelectrode pad 2 as the ground terminal with theshielding layer 4. Further, the shielding layers 4 and 64 themselves have insulating properties, thereby eliminating the need for the insulatinglayers semiconductor chip 60 having an electromagnetic wave shielding structure easier, compared to a case where theshielding layer 4 made of a conductive material is used. - Next, a method for manufacturing the
semiconductor chip 60 of the present embodiment will be explained with reference to FIGS. 16(a) through 16(d). - Note that, the steps explained in Second Embodiment are substantially the same as those in the manufacturing method of the
present semiconductor chip 60, and thus only different steps will be explained here. - In the present embodiment, as shown in
FIG. 11 (e), the insulatinglayer 52 is formed to protect thesecondary wiring 51. Further, the insulatinglayer 52 is formed in such a method that patterning forms an opening at a desired portion on the scribe lines 21 and on thesecondary wiring 51, and then heat treatment is applied for curing. - Following this, in the present embodiment, as shown in
FIG. 16 (a), after Ti—W and Au as metal thin films are formed by sputtering so as to respectively have a thickness of approximately 0.1 μm, a resist 61 is formed on an entire surface of the element formed surface (not shown) of thewafer 20, and then photolithography is carried out so as to form an opening at a portion where theshielding layer 64 is to be formed. - Next, as shown in
FIG. 16 (b), Au is formed to have a total thickness of 1 μm by an electrolytic plating method. If it is necessary to form Au thicker, a time for plating may be increased. Further, theshielding layer 64 may be formed using a conductive material other than Au and, for example, other metal materials such as Cu. In this case, Cu is formed by sputtering. Note that, when it is necessary to form Cu thicker, various methods may be employed such that Cu is further formed by electrolytic plating. - Next, as shown in
FIG. 16 (c), the resist 61 is separated using a solvent such as acetone, as in the case with the resist 53. After the resist 61 is separated, the Au and Ti—W metal thin films formed by sputtering, which become unnecessary, are sequentially removed by wet etching using the Au that is formed by electrolytic plating as a mask. - Next, as shown in
FIG. 16 (d), the insulatinglayer 63 is further formed on theshielding layer 64. Photosensitive resin varnish is used as a material for forming the insulatinglayer 63. The photosensitive resin varnish is applied and formed into a film, and then photolithography is carried out for patterning. The patterning forms anopening 64 a at a desired portion on the scribe lines 21 and on thesecondary wiring 51, and then heat treatment is applied for curing. - The following steps are carried out in the same manner as in FIGS. 3(a) through 3(d) in First Embodiment, or FIGS. 12(a) through 12(c), 13(a), and 13(b) in Second Embodiment.
- Incidentally, in the present embodiment, when photosensitive resin containing ferrite particles is used to form the
shielding layer 64 on the element formed surface, it is possible to form the opening by photolithography after the pasting. By using resin as a binder having a specific property, as described above, it is possible to improve efficiency in manufacturing steps. For example, when resin having high ductility at heating is pasted on the chip side face 60 c and the chip back face 60 b of thesemiconductor chip 60, the resin easily fits the indented surface, thereby preventing the inclusion of bubbles. - As described above, in the
semiconductor chip 60 of the present embodiment, when theshielding layer 4 is made of a conductive material, the chip front face 60 a is also coated with theshielding layer 64 for shielding electromagnetic waves. Thus, it is possible to achieve an increased effect of blocking electromagnetic waves and light, compared with a case where theshielding layer 4 covers only the chip back face 60 b and chip side face 60 c of thesemiconductor chip 60. As a result, it is possible to further prevent the generation of noise and the occurrence of a malfunction. - Further, the
semiconductor chip 60 of the present embodiment may be so arranged that theshielding layer 4 is made of an electromagnetic wave absorbing material that absorbs electromagnetic waves. This eliminates the influence of reflected electromagnetic waves. Further, since the electromagnetic wave absorbing material generally has an insulating property, there is no need to form an insulating layer as the foundation layer of theshielding layer 4. This also prevents short-circuiting with respect to other components and wiring in the device. - Further, in the
semiconductor chip 60 of the present embodiment, when theshielding layer 4 is made of an electromagnetic wave absorbing material, the chip front face 60 a may be also coated with an electromagnetic wave absorbing material. Thus, it is possible to achieve an increased effect of blocking electromagnetic waves and light, compared with a case where theshielding layer 4 covers only the chip back face 60 b and the chip side face 60 c of thesemiconductor chip 60. As a result, it is possible to further prevent the generation of noise and the occurrence of a malfunction. - The following will explain yet another embodiment of the present invention with reference to
FIGS. 17 and 18 . For ease of explanation, members having the same functions as those shown in the drawings pertaining to the first through third embodiments above will be given the same reference symbols, and explanation thereof will be omitted here. - In the present embodiment, explained are examples where a semiconductor chip of the electromagnetic wave shielding type is applied to various types of semiconductor devices.
- First, as shown in
FIG. 17 , asemiconductor device 70 is so arranged that, in thesemiconductor chip 60 having the electromagnetic wave shielding structure as shown inFIG. 14 in Third Embodiment, an external connectingterminal 71 is formed on thesecondary wiring 51 that is revealed at the opening on the insulatinglayer 63. - The external connecting
terminal 71 may be formed in such a method that, after flux is applied on the opening on the insulatinglayer 63, a solder ball of Sn—Ag, etc. is mounted by a ball mounting device, and a semispherical bump is obtained through a reflow oven in which heat treatment can be carried out in an atmosphere of N2. - By arranging the
secondary wiring 51 to include Au, Ni, and Cu sequentially from the outermost layer, during the heat treatment by the reflow oven, Au facilitates solder wetting so that Ni is alloyed and electrically connected with Sn in the solder. Note that, in cross-sectional views ofFIG. 17 , two external connectingterminals 71 are shown. The external connectingterminal 71 shown on the right side is electrically connected via thesecondary wiring 51 with theelectrode pad 2 as the ground terminal, and is electrically connected to both the shielding layers 64. When the external connectingterminal 71 is electrically connected to an earthed terminal on a substrate, increased effect of shielding electromagnetic waves can be attained. - On the other hand, as shown in
FIG. 18 , asemiconductor device 80 is composed of thesemiconductor chip 1 of the shielding type as shown inFIG. 1 in First Embodiment. In thesemiconductor device 80, theelectrode pad 2 revealed at theopening 3 a on thepassivation film 3 is electrically connected via abump 81 to wiring 83 on a wiring substrate (substrate) 82, and thewiring 83 is electrically connected to the external connectingterminal 71. Between thesemiconductor chip 1 and thewiring substrate 82, an anisotropicconductive film 84, in which resin contains Ni particles, etc., is provided. By applying thermo compression bonding, the anisotropicconductive film 84 fixes thesemiconductor chip 1 onto thewiring substrate 82, and the Ni particles wedge both thebump 81 and thewiring 83 so as to electrically connect them. When theelectrode pad 2 is made of Al, Au is frequently used as a bump material, and the bump may be an electrolytic plating bump, an electroless plating bump, a wire bump formed with Au wire, and other bumps. Sealingresin 85 is formed by transfer molding. - Incidentally, the
semiconductor chips - As described above, the
semiconductor device 70 of the present embodiment is so arranged that the external connectingterminal 71 is directly formed on thesemiconductor chip 60. Further, thesemiconductor device 80 is so arranged that the external connectingterminal 71 is indirectly formed on thesemiconductor chip 1. Namely, thesemiconductor devices semiconductor chips - With this, it becomes possible to provide the
smaller semiconductor devices - Further, in the
semiconductor device 80 of the present embodiment, any one of thesemiconductor elements wiring substrate 82 having thewiring 83, thewiring 83 of thewiring substrate 82 being electrically connected to theelectrode pads 2 on the front face; thesemiconductor chips resin 85; and the external connectingterminal 71 being provided on thewiring substrate 82 on a back face of a surface having thewiring 83 so as to be electrically connected to a part of thewiring 83. - Only by mounting a semiconductor element of the electromagnetic wave shielding type instead of a conventional semiconductor element on a conventional semiconductor device of a resin sealing type, as describe above, it is possible to obtain the
semiconductor device 80 of the electromagnetic wave shielding type. Namely, thesemiconductor device 80 of the shielding type has the same exterior appearance as the conventional semiconductor device. Thus, a conventional production line can be used in an assembly process of thesemiconductor device 80, thereby enabling substrate packaging without modifying a design of the substrate or changing a mounting jig. - As described above, a semiconductor element of the present invention, whose front face on which an element circuit is formed has electrode pads and whose side face is provided between the front face and a back face on a back side of the front face, is so arranged that the side face and the back face are coated with a shielding layer for shielding electromagnetic waves.
- Namely, the conventional semiconductor device has a problem such that the entire size of the semiconductor device becomes very large, because the semiconductor device is covered with a shielding cap.
- With the present invention, however, the side and back faces of the semiconductor element are coated with the shielding layer for shielding electromagnetic waves. In other words, the semiconductor element is directly coated with the shielding layer.
- As a result, it becomes possible to provide a semiconductor element capable of being easily manufactured into a smaller semiconductor device compared with the conventional semiconductor device equipped with a shielding cap. This also eliminates the need for manufacturing the shielding cap variously in accordance with different shapes and sizes of the semiconductor devices, so that a pressing mold becomes unnecessary. This obviates the complexities of manufacturing and managing various kinds of shielding caps.
- The semiconductor element of the present invention may be so arranged that a secondary wiring is further provided on the front face so as to be electrically connected to the electrode pads; and an insulating layer is provided on the secondary wiring so as to have an opening for revealing the electrode pads connected with the secondary wiring.
- With this arrangement, a secondary wiring is further provided on the front face of the element so as to be electrically connected to the electrode pads. Further, an insulating layer is provided on the secondary wiring so as to have an opening for revealing the electrode pads connected with the secondary wiring.
- Thus, it is possible to flexibly vary a pattern of the secondary wiring and a layout of the opening on the insulating layer, thereby easily enabling flip chip connection on a substrate or in the semiconductor device.
- Incidentally, the insulating layer is provided on the secondary wiring, thereby preventing short-circuiting with respect to other components and wiring in the device. Further, the insulating layer protects the secondary wiring, thus having an effect of preventing corrosion and physical damages, etc. of the secondary wiring.
- The semiconductor element of the present invention may be so arranged that the back face has a smaller area than the front face.
- With this arrangement, the back face of the element has a smaller area than the front face. Thus, when an insulating layer or a shielding layer is formed on the back and side faces of the semiconductor element, it is possible to uniformly form the layer to have almost the same thickness on the back and side faces of the semiconductor element.
- The semiconductor element of the present invention may be so arranged that the shielding layer is made of a conductive material.
- With this arrangement, the shielding layer is made of a conductive material. This prevents the entrance of electromagnetic waves from the semiconductor element to the outside or from the outside to the semiconductor element, thereby reducing the effects of noise, etc. In addition to electromagnetic waves, the shielding layer made of a conductive material also prevents the transmission of light, thereby preventing a malfunction due to a photovoltaic effect.
- The semiconductor element of the present invention may be so arranged that the shielding layer is electrically connected to a ground terminal of a main body of the semiconductor element.
- With this arrangement, the shielding layer is electrically connected to a ground terminal of a main body of the semiconductor element. Thus, it is possible to achieve increased effect of preventing the electromagnetic waves, compared with a case where the shielding layer is merely provided. Namely, even though a metal conductor has a characteristic to reflect electromagnetic waves, a small amount of electromagnetic waves transmit the metal conductor. Thus, by electrically connecting the shielding layer with the ground terminal, most of the transmitted electromagnetic waves flow through the metal conductor as electric current, and are earthed.
- The semiconductor element of the present invention may be so arranged that the front face is coated with a shielding layer for shielding electromagnetic waves.
- With this arrangement, when the shielding layer is made of a conductive material, the front face of the element is also coated with a shielding layer for shielding electromagnetic waves. Thus, it is possible to achieve an increased effect of blocking electromagnetic waves and light, compared with a case where the shielding layer covers only the back and side faces of the semiconductor element.
- As a result, it is possible to further prevent the generation of noise and the occurrence of a malfunction.
- The semiconductor element of the present invention may be so arranged that the shielding layer is further coated with an insulating layer.
- With this arrangement, the shielding layer is further coated with an insulating layer. This prevents short-circuiting with respect to other components and wiring in the device. Further, the insulating layer protects the shielding layer, thus having an effect of preventing corrosion and physical damages, etc. of the shielding layer.
- The semiconductor element of the present invention may be so arranged that the shielding layer is made of an electromagnetic wave absorbing material.
- With this arrangement, the shielding layer is made of an electromagnetic wave absorbing material that absorbs electromagnetic waves. This eliminates the influence of reflected electromagnetic waves. Further, since the electromagnetic wave absorbing material generally has an insulating property, there is no need to form an insulating layer as the foundation and surface layers of the shielding layer. This also prevents short-circuiting with respect to other components and wiring in the device. Further, in the semiconductor element in which a secondary wiring is further provided on the front face so as to be electrically connected to the electrode pads, and an insulating layer is provided on the secondary wiring so as to have an opening for revealing the electrode pads connected with the secondary wiring, there is no need to connect the secondary wiring with the shielding layer.
- The semiconductor element of the present invention may be so arranged that the front face is coated with an electromagnetic wave absorbing material.
- With this arrangement, when the shielding layer is made of an electromagnetic wave absorbing material, the front face of the element is also coated with an electromagnetic wave absorbing material. Thus, it is possible to achieve an increased effect of blocking electromagnetic waves and light, compared with a case where the shielding layer covers only the back and side faces of the semiconductor element.
- As a result, it is possible to further prevent the generation of noise and the occurrence of a malfunction.
- A semiconductor device of the present invention is so arranged that an external connecting terminal is formed on the above-described semiconductor element.
- With this arrangement, the semiconductor device is so arranged that an external connecting terminal is formed on the above-described semiconductor element. Namely, the semiconductor device is composed of a semiconductor element of the electromagnetic wave shielding type as arranged above.
- With this, it becomes possible to provide a smaller semiconductor device compared with the conventional semiconductor device equipped with a shielding cap. This also eliminates the need for manufacturing the shielding cap variously in accordance with different shapes and sizes of the semiconductor devices, so that a pressing mold becomes unnecessary. This obviates the complexities of manufacturing and managing various kinds of shielding caps.
- A semiconductor device of the present invention may be arranged so as to include a substrate having wiring; and the above-described semiconductor element on the substrate, the wiring of the substrate being electrically connected to the electrode pads on the front face; the semiconductor element being sealed with a resin; and an external connecting terminal being provided on the substrate on a back face of a surface having the wiring so as to be electrically connected to a part of the wiring.
- With this arrangement, in the semiconductor device, the above-described semiconductor element is provided on a substrate having wiring, the wiring of the substrate being electrically connected to the electrode pads on the front face; the semiconductor element being sealed with a resin; and an electrode pad for an external connecting terminal being provided on the substrate on a back face of a surface having the wiring so as to be electrically connected to a part of the wiring.
- Only by mounting a semiconductor element of the electromagnetic wave shielding type instead of a conventional semiconductor element on a conventional semiconductor device of a resin sealing type, as describe above, it is possible to obtain a semiconductor device of the electromagnetic wave shielding type. Namely, the semiconductor device of the shielding type has the same exterior appearance as the conventional semiconductor device. Thus, a conventional production line can be used in an assembly process of the semiconductor device, thereby enabling substrate packaging without modifying a design of the substrate or changing a mounting jig.
- A method for manufacturing a semiconductor element of the present invention is arranged so as to have the steps of (1) fixing a sheet or plate material on a front face of a wafer on which an element circuit, electrode pads, and a cutting line that is formed so as to surround the element circuit and the electrode pads are formed, respectively; (2) forming a groove along the cutting line on a back face which is on a back side of the wafer front face; (3) forming a shielding layer so as to shield electromagnetic waves on the wafer back face having the groove and on a concave portion of the groove; and (4) removing the sheet or plate material fixed on the wafer front face, the steps (1) through (4) being processed in this order.
- With this method, when manufacturing the semiconductor element, first, (1) a sheet or plate material is fixed on a front face of a wafer on which an element circuit, electrode pads, and a cutting line that is formed so as to surround the element circuit and the electrode pads are formed, respectively. Next, (2) a groove is formed along the cutting line on a back face which is on a back side of the wafer front face. Then, (3) a shielding layer for shielding electromagnetic waves is formed on the wafer back face having the groove and on a concave portion of the groove. After this, (4) the sheet or plate material fixed on the wafer front face is removed.
- With this, it is possible to provide a method for manufacturing a semiconductor element whose back and side faces have the electromagnetic wave shielding structure.
- A method for manufacturing a semiconductor element of the present invention may be arranged so as to have the steps of (1) forming a secondary wiring whose one end is electrically connected to electrode pads provided on a front face of a wafer on which an element circuit, the electrode pads, and a cutting line that is formed so as to surround the element circuit and the electrode pads are formed, respectively; (2) forming an insulating layer so as to have an opening on the secondary wiring; (3) fixing a sheet or plate material on the front face of the wafer; (4) forming a groove along the cutting line on a back face which is on a back side of the wafer front face; (5) forming a shielding layer so as to shield electromagnetic waves on the wafer back face having the groove and on a concave portion of the groove; and (6) removing the sheet or plate material fixed on the wafer front face, the steps (1) through (6) being processed in this order.
- With this method, when manufacturing the semiconductor element, first, (1) a secondary wiring is formed, whose one end is electrically connected to electrode pads provided on a front face of a wafer on which an element circuit, the electrode pads, and a cutting line that is formed so as to surround the element circuit and the electrode pads are formed, respectively. Next, (2) an insulating layer is formed so as to have an opening on the secondary wiring, Then, (3) a sheet or plate material is fixed on the front face of the wafer. Following this, (4) a groove is formed along the cutting line on a back face which is on a back side of the wafer front face.
- Further, (5) a shielding layer for shielding electromagnetic waves is formed on the wafer back face having the groove and on a concave portion of the groove. After this, (6) the sheet or plate material fixed on the wafer front face is removed.
- As a result, it is possible to provide a method for manufacturing a semiconductor element having the electromagnetic wave shielding structure, in which a pattern of the secondary wiring and a layout of opening on the insulating layer can be flexibly varied.
- The method for manufacturing the semiconductor element of the present invention may be so arranged that a taper is formed so that a groove has a wider width on a side of the back face than on a side of the front face, in the step of forming a groove along the cutting line on the back face of the wafer.
- With this arrangement, in the step of forming a groove along the cutting line on the back face of the wafer, a taper is formed so that a groove has a wider width on a side of the back face than on a side of the front face.
- With this, when an insulating layer or a shielding layer is formed on the back and side faces of the semiconductor element, the layer is uniformly formed to have almost the same thickness on the back and side faces. Thus, it is possible to provide a high-quality semiconductor element of the electromagnetic wave shielding type.
- The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art intended to be included within the scope of the following claims.
Claims (3)
1-17. (canceled)
18. A semiconductor device, comprising:
a substrate having wiring; and
a semiconductor element on said substrate, whose front face on which an element circuit is formed has electrode pads and whose side face is provided between said front face and a back face on a back side of said front face, said side face and said back face being coated with a shielding layer for shielding electromagnetic waves,
the wiring of the substrate being electrically connected to the electrode pads on said front face;
said semiconductor element being sealed with a resin; and
an external connecting terminal being provided on said substrate on a back face of a surface having the wiring so as to be electrically connected to a part of the wiring.
19-22. (canceled)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/023,389 US20050104165A1 (en) | 2002-05-22 | 2004-12-29 | Semiconductor element, semiconductor device, and method for manufacturing semiconductor element |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002148138A JP3923368B2 (en) | 2002-05-22 | 2002-05-22 | Manufacturing method of semiconductor device |
JP2002-148138 | 2002-05-22 | ||
US10/434,205 US6838748B2 (en) | 2002-05-22 | 2003-05-09 | Semiconductor element with electromagnetic shielding layer on back/side face(s) thereof |
US11/023,389 US20050104165A1 (en) | 2002-05-22 | 2004-12-29 | Semiconductor element, semiconductor device, and method for manufacturing semiconductor element |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/434,205 Continuation US6838748B2 (en) | 2002-05-22 | 2003-05-09 | Semiconductor element with electromagnetic shielding layer on back/side face(s) thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050104165A1 true US20050104165A1 (en) | 2005-05-19 |
Family
ID=29545219
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/434,205 Expired - Lifetime US6838748B2 (en) | 2002-05-22 | 2003-05-09 | Semiconductor element with electromagnetic shielding layer on back/side face(s) thereof |
US11/023,389 Abandoned US20050104165A1 (en) | 2002-05-22 | 2004-12-29 | Semiconductor element, semiconductor device, and method for manufacturing semiconductor element |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/434,205 Expired - Lifetime US6838748B2 (en) | 2002-05-22 | 2003-05-09 | Semiconductor element with electromagnetic shielding layer on back/side face(s) thereof |
Country Status (2)
Country | Link |
---|---|
US (2) | US6838748B2 (en) |
JP (1) | JP3923368B2 (en) |
Cited By (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070155049A1 (en) * | 2005-12-30 | 2007-07-05 | Advanced Semiconductor Engineering Inc. | Method for Manufacturing Chip Package Structures |
US20080012119A1 (en) * | 2006-07-17 | 2008-01-17 | Infineon Technologies Ag | Semiconductor component and method for producing the same |
US20100020518A1 (en) * | 2008-07-28 | 2010-01-28 | Anadigics, Inc. | RF shielding arrangement for semiconductor packages |
US20110175209A1 (en) * | 2010-01-18 | 2011-07-21 | Seddon Michael J | Method of forming an em protected semiconductor die |
US20110175242A1 (en) * | 2010-01-18 | 2011-07-21 | Grivna Gordon M | Method of forming a semiconductor die |
US20110177675A1 (en) * | 2010-01-18 | 2011-07-21 | Grivna Gordon M | Method of forming a semiconductor die |
US20110175225A1 (en) * | 2010-01-18 | 2011-07-21 | Seddon Michael J | Method of forming an em protected semiconductor die |
CN102473690A (en) * | 2009-08-18 | 2012-05-23 | 日本电气株式会社 | Semiconductor device having shield layer and element-side power supply terminal capacitively coupled therein |
CN102468275A (en) * | 2010-11-15 | 2012-05-23 | 瑞萨电子株式会社 | Semiconductor device and method of manufacturing semiconductor device |
US20130223041A1 (en) * | 2012-02-23 | 2013-08-29 | Apple Inc. | Low profile, space efficient circuit shields |
US8710665B2 (en) | 2008-10-06 | 2014-04-29 | Infineon Technologies Ag | Electronic component, a semiconductor wafer and a method for producing an electronic component |
US8859396B2 (en) | 2007-08-07 | 2014-10-14 | Semiconductor Components Industries, Llc | Semiconductor die singulation method |
US9136173B2 (en) | 2012-11-07 | 2015-09-15 | Semiconductor Components Industries, Llc | Singulation method for semiconductor die having a layer of material along one major surface |
US20150262944A1 (en) * | 2014-03-13 | 2015-09-17 | Maxim Integrated Products, Inc. | Wafer-based electronic component packaging |
US9196511B2 (en) | 2007-08-07 | 2015-11-24 | Semiconductor Components Industries, Llc | Semiconductor die singulation methods |
US9385041B2 (en) | 2014-08-26 | 2016-07-05 | Semiconductor Components Industries, Llc | Method for insulating singulated electronic die |
US9418894B2 (en) | 2014-03-21 | 2016-08-16 | Semiconductor Components Industries, Llc | Electronic die singulation method |
US9484260B2 (en) | 2012-11-07 | 2016-11-01 | Semiconductor Components Industries, Llc | Heated carrier substrate semiconductor die singulation method |
US10366923B2 (en) | 2016-06-02 | 2019-07-30 | Semiconductor Components Industries, Llc | Method of separating electronic devices having a back layer and apparatus |
US10373869B2 (en) | 2017-05-24 | 2019-08-06 | Semiconductor Components Industries, Llc | Method of separating a back layer on a substrate using exposure to reduced temperature and related apparatus |
US10381312B2 (en) | 2016-05-13 | 2019-08-13 | Nepes Co., Ltd. | Semiconductor package and method of manufacturing the same |
US10586712B2 (en) | 2015-08-26 | 2020-03-10 | Ulvac, Inc. | Method of manufacturing an electronic component and processing system |
US10818551B2 (en) | 2019-01-09 | 2020-10-27 | Semiconductor Components Industries, Llc | Plasma die singulation systems and related methods |
Families Citing this family (61)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3923368B2 (en) * | 2002-05-22 | 2007-05-30 | シャープ株式会社 | Manufacturing method of semiconductor device |
EP1594163A1 (en) * | 2004-05-03 | 2005-11-09 | Commissariat A L'energie Atomique | A screened electrical device and a process for manufacturing the same |
JP2005353911A (en) * | 2004-06-11 | 2005-12-22 | Toshiba Corp | Semiconductor device |
DE102004036734A1 (en) * | 2004-07-29 | 2006-03-23 | Konarka Technologies, Inc., Lowell | Cost-effective organic solar cell and method of manufacture |
JP2006059839A (en) * | 2004-08-17 | 2006-03-02 | Oki Electric Ind Co Ltd | Semiconductor device and its manufacturing method |
US7144792B2 (en) * | 2004-10-28 | 2006-12-05 | Woodward Governor Company | Method and apparatus for fabricating and connecting a semiconductor power switching device |
DE102005034166A1 (en) * | 2005-07-21 | 2007-02-01 | Osram Opto Semiconductors Gmbh | Housing for an electromagnetic radiation-emitting optoelectronic component, electromagnetic radiation-emitting component and method for producing a housing or a component |
JP5138181B2 (en) * | 2005-08-01 | 2013-02-06 | 三星電子株式会社 | Semiconductor package with ferrite shielding structure |
KR100606654B1 (en) * | 2005-08-01 | 2006-08-01 | 삼성전자주식회사 | Semiconductor package having ferrite shielding structure for reducing electromagnetic interference, and fabrication method thereof |
US20070046408A1 (en) * | 2005-08-30 | 2007-03-01 | Youngtack Shim | Magnet-shunted systems and methods |
JP5010244B2 (en) * | 2005-12-15 | 2012-08-29 | オンセミコンダクター・トレーディング・リミテッド | Semiconductor device |
JP4844287B2 (en) * | 2006-04-26 | 2011-12-28 | ソニー株式会社 | Semiconductor device and manufacturing method thereof |
KR100691632B1 (en) | 2006-05-16 | 2007-03-12 | 삼성전기주식회사 | Semiconductor chip, method of manufacturing the semiconductor chip and semiconductor chip package |
US8293584B2 (en) * | 2006-08-04 | 2012-10-23 | Stats Chippac Ltd. | Integrated circuit package system with filled wafer recess |
JP2008147455A (en) * | 2006-12-11 | 2008-06-26 | Oki Electric Ind Co Ltd | Semiconductor chip and manufacturing method thereof |
JP5301108B2 (en) * | 2007-04-20 | 2013-09-25 | セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー | Semiconductor device |
DE102007020656B4 (en) | 2007-04-30 | 2009-05-07 | Infineon Technologies Ag | Semiconductor chip workpiece, semiconductor device, and method of manufacturing a semiconductor chip workpiece |
JP2009032929A (en) * | 2007-07-27 | 2009-02-12 | Sanyo Electric Co Ltd | Semiconductor device and method of manufacturing the same |
US7701040B2 (en) * | 2007-09-24 | 2010-04-20 | Stats Chippac, Ltd. | Semiconductor package and method of reducing electromagnetic interference between devices |
JP4753960B2 (en) * | 2008-03-31 | 2011-08-24 | 三洋電機株式会社 | Semiconductor module and method for manufacturing semiconductor module |
US7772046B2 (en) * | 2008-06-04 | 2010-08-10 | Stats Chippac, Ltd. | Semiconductor device having electrical devices mounted to IPD structure and method for shielding electromagnetic interference |
US7618846B1 (en) | 2008-06-16 | 2009-11-17 | Stats Chippac, Ltd. | Semiconductor device and method of forming shielding along a profile disposed in peripheral region around the device |
KR101517598B1 (en) * | 2008-07-21 | 2015-05-06 | 삼성전자주식회사 | Semiconductor device and method for manufacturing the same |
EP2320718A4 (en) | 2008-08-19 | 2017-08-02 | Murata Manufacturing Co. Ltd. | Circuit module and method for manufacturing same |
US7799602B2 (en) * | 2008-12-10 | 2010-09-21 | Stats Chippac, Ltd. | Semiconductor device and method of forming a shielding layer over a semiconductor die after forming a build-up interconnect structure |
JP2010225648A (en) * | 2009-03-19 | 2010-10-07 | Casio Computer Co Ltd | Semiconductor device and method of manufacturing the same |
US8476757B2 (en) * | 2009-10-02 | 2013-07-02 | Northrop Grumman Systems Corporation | Flip chip interconnect method and design for GaAs MMIC applications |
US8334171B2 (en) * | 2009-12-02 | 2012-12-18 | Stats Chippac Ltd. | Package system with a shielded inverted internal stacking module and method of manufacture thereof |
US20110215450A1 (en) * | 2010-03-05 | 2011-09-08 | Chi Heejo | Integrated circuit packaging system with encapsulation and method of manufacture thereof |
US8319318B2 (en) * | 2010-04-06 | 2012-11-27 | Intel Corporation | Forming metal filled die back-side film for electromagnetic interference shielding with coreless packages |
KR20110135757A (en) * | 2010-06-11 | 2011-12-19 | 삼성전자주식회사 | Image sensor chip and camera module comprising the same |
US8183130B2 (en) | 2010-06-15 | 2012-05-22 | Stats Chippac, Ltd. | Semiconductor device and method of forming shielding layer around back surface and sides of semiconductor wafer containing IPD structure |
DE102010039063B4 (en) * | 2010-08-09 | 2024-01-18 | Robert Bosch Gmbh | Sensor module with an electromagnetically shielded electrical component and method for producing such a sensor module |
TWI491009B (en) * | 2010-10-08 | 2015-07-01 | Chip level emi shielding structure and manufacture method thereof | |
US8349710B2 (en) * | 2010-10-25 | 2013-01-08 | Stmicroelectronics Asia Pacific Pte. Ltd. | Shielding techniques for an integrated circuit |
US8268677B1 (en) | 2011-03-08 | 2012-09-18 | Stats Chippac, Ltd. | Semiconductor device and method of forming shielding layer over semiconductor die mounted to TSV interposer |
CN102695405A (en) * | 2011-03-23 | 2012-09-26 | 环旭电子股份有限公司 | Wafer level electromagnetic protection structure and manufacturing method thereof |
US8791015B2 (en) | 2011-04-30 | 2014-07-29 | Stats Chippac, Ltd. | Semiconductor device and method of forming shielding layer over active surface of semiconductor die |
TWI446514B (en) * | 2012-06-14 | 2014-07-21 | 矽品精密工業股份有限公司 | Semiconductor package and fabrication method thereof |
US20140217577A1 (en) * | 2013-02-04 | 2014-08-07 | Infineon Technologies Ag | Semiconductor Device and Method for Manufacturing a Semiconductor Device |
JP6171402B2 (en) * | 2013-03-01 | 2017-08-02 | セイコーエプソン株式会社 | Modules, electronic devices, and mobile objects |
JP2015115552A (en) * | 2013-12-13 | 2015-06-22 | 株式会社東芝 | Semiconductor device and method of manufacturing the same |
KR102187809B1 (en) * | 2014-02-21 | 2020-12-07 | 삼성전자주식회사 | The method of fabricating a semiconductor package including a magnetic shield |
KR102295522B1 (en) * | 2014-10-20 | 2021-08-30 | 삼성전자 주식회사 | Semiconductor package |
US10163808B2 (en) | 2015-10-22 | 2018-12-25 | Avago Technologies International Sales Pte. Limited | Module with embedded side shield structures and method of fabricating the same |
US10134682B2 (en) * | 2015-10-22 | 2018-11-20 | Avago Technologies International Sales Pte. Limited | Circuit package with segmented external shield to provide internal shielding between electronic components |
WO2017093281A1 (en) * | 2015-11-30 | 2017-06-08 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Electronic component packaged in component carrier serving as shielding cage |
EP3297093B1 (en) * | 2016-09-16 | 2019-01-02 | Rosenberger Hochfrequenztechnik GmbH & Co. KG | Connector for connecting an optical fiber and an electrical conductor |
JP6832666B2 (en) * | 2016-09-30 | 2021-02-24 | 株式会社ディスコ | Manufacturing method of semiconductor package |
JP6974960B2 (en) | 2017-04-21 | 2021-12-01 | 株式会社ディスコ | Manufacturing method of semiconductor package |
US11398389B2 (en) * | 2017-07-20 | 2022-07-26 | Mitsui Chemicals Tohcello, Inc. | Method of producing electronic device |
US10541209B2 (en) * | 2017-08-03 | 2020-01-21 | General Electric Company | Electronics package including integrated electromagnetic interference shield and method of manufacturing thereof |
US20200098698A1 (en) * | 2018-09-26 | 2020-03-26 | Intel Corporation | Novel wafer level chip scale package (wlcsp), flip-chip chip scale package (fccsp), and fan out shielding concepts |
TWI712149B (en) * | 2019-08-13 | 2020-12-01 | 矽品精密工業股份有限公司 | Electronic package and method for fabricating the same |
CN110676244B (en) | 2019-10-15 | 2020-06-16 | 杭州见闻录科技有限公司 | Chip packaging method and packaging structure |
CN111799185B (en) * | 2020-07-03 | 2022-04-19 | 徐彩芬 | Tube core packaging structure and preparation method thereof |
KR20220034494A (en) | 2020-09-11 | 2022-03-18 | 삼성전자주식회사 | Probe for detecting near field and near field detecting system including the same |
US11610848B2 (en) * | 2021-06-07 | 2023-03-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package, semiconductor device and shielding housing of semiconductor package |
WO2023189291A1 (en) * | 2022-03-29 | 2023-10-05 | 富士フイルム株式会社 | Method for manufacturing printed circuit board |
CN114649308B (en) * | 2022-05-17 | 2023-04-11 | 宁波芯健半导体有限公司 | Packaging device and manufacturing method thereof |
CN115513145B (en) * | 2022-11-17 | 2023-03-10 | 灿芯半导体(上海)股份有限公司 | Peep-proof, tamper-proof and low-power-consumption shielding cover |
Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5151769A (en) * | 1991-04-04 | 1992-09-29 | General Electric Company | Optically patterned RF shield for an integrated circuit chip for analog and/or digital operation at microwave frequencies |
US5478007A (en) * | 1993-04-14 | 1995-12-26 | Amkor Electronics, Inc. | Method for interconnection of integrated circuit chip and substrate |
US5485037A (en) * | 1993-04-12 | 1996-01-16 | Amkor Electronics, Inc. | Semiconductor device having a thermal dissipator and electromagnetic shielding |
US5629561A (en) * | 1994-12-16 | 1997-05-13 | Anam Industrial Co., Ltd. | Semiconductor package with integral heat dissipator |
US5864088A (en) * | 1994-01-20 | 1999-01-26 | Tokin Corporation | Electronic device having the electromagnetic interference suppressing body |
US5977626A (en) * | 1998-08-12 | 1999-11-02 | Industrial Technology Research Institute | Thermally and electrically enhanced PBGA package |
US6114751A (en) * | 1998-01-08 | 2000-09-05 | Hitachi Cable, Ltd. | Semiconductor device and electronic device |
US6225694B1 (en) * | 1997-09-02 | 2001-05-01 | Oki Electric Industry Co, Ltd. | Semiconductor device |
US6229702B1 (en) * | 1999-06-02 | 2001-05-08 | Advanced Semiconductor Engineering, Inc. | Ball grid array semiconductor package having improved heat dissipation efficiency, overall electrical performance and enhanced bonding capability |
US6246115B1 (en) * | 1998-10-21 | 2001-06-12 | Siliconware Precision Industries Co., Ltd. | Semiconductor package having a heat sink with an exposed surface |
US20010026954A1 (en) * | 2000-03-30 | 2001-10-04 | Yukihiro Takao | Semiconductor device and manufacturing method thereof |
US20020024133A1 (en) * | 1998-09-01 | 2002-02-28 | Corisis David J. | IC package with dual heat spreaders |
US6400014B1 (en) * | 2001-01-13 | 2002-06-04 | Siliconware Precision Industries Co., Ltd. | Semiconductor package with a heat sink |
US6429512B1 (en) * | 1999-03-16 | 2002-08-06 | Siliconware Precision Industries Co., Ltd. | Ball grid array integrated circuit package with palladium coated heat-dissipation device |
US6444372B1 (en) * | 1999-10-25 | 2002-09-03 | Svg Lithography Systems, Inc. | Non absorbing reticle and method of making same |
US6472724B1 (en) * | 1999-04-19 | 2002-10-29 | Nec Corporation | Electronic device structure capable of preventing malfunction caused by electromagnetic wave coming from outside |
US20020166686A1 (en) * | 2000-12-27 | 2002-11-14 | Junichi Toyoda | Sheet for electronic parts and method of producing the same |
US6492194B1 (en) * | 1999-10-15 | 2002-12-10 | Thomson-Csf | Method for the packaging of electronic components |
US6495914B1 (en) * | 1997-08-19 | 2002-12-17 | Hitachi, Ltd. | Multi-chip module structure having conductive blocks to provide electrical connection between conductors on first and second sides of a conductive base substrate |
US20040032011A1 (en) * | 2001-08-28 | 2004-02-19 | Tessera, Inc. | Microelectronic assemblies incorporating inductors |
US20040065963A1 (en) * | 2002-09-17 | 2004-04-08 | Chippac, Inc. | Semiconductor multi-package module having wire bond interconnect between stacked packages and having electrical shield |
US6737750B1 (en) * | 2001-12-07 | 2004-05-18 | Amkor Technology, Inc. | Structures for improving heat dissipation in stacked semiconductor packages |
US6838748B2 (en) * | 2002-05-22 | 2005-01-04 | Sharp Kabushiki Kaisha | Semiconductor element with electromagnetic shielding layer on back/side face(s) thereof |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08288686A (en) * | 1995-04-20 | 1996-11-01 | Nec Corp | Semiconductor device |
JP2924844B2 (en) | 1997-03-14 | 1999-07-26 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
JP3722642B2 (en) * | 1999-04-28 | 2005-11-30 | 京セラ株式会社 | Surface acoustic wave device |
-
2002
- 2002-05-22 JP JP2002148138A patent/JP3923368B2/en not_active Expired - Fee Related
-
2003
- 2003-05-09 US US10/434,205 patent/US6838748B2/en not_active Expired - Lifetime
-
2004
- 2004-12-29 US US11/023,389 patent/US20050104165A1/en not_active Abandoned
Patent Citations (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5151769A (en) * | 1991-04-04 | 1992-09-29 | General Electric Company | Optically patterned RF shield for an integrated circuit chip for analog and/or digital operation at microwave frequencies |
US5485037A (en) * | 1993-04-12 | 1996-01-16 | Amkor Electronics, Inc. | Semiconductor device having a thermal dissipator and electromagnetic shielding |
US5478007A (en) * | 1993-04-14 | 1995-12-26 | Amkor Electronics, Inc. | Method for interconnection of integrated circuit chip and substrate |
US5864088A (en) * | 1994-01-20 | 1999-01-26 | Tokin Corporation | Electronic device having the electromagnetic interference suppressing body |
US5629561A (en) * | 1994-12-16 | 1997-05-13 | Anam Industrial Co., Ltd. | Semiconductor package with integral heat dissipator |
US6495914B1 (en) * | 1997-08-19 | 2002-12-17 | Hitachi, Ltd. | Multi-chip module structure having conductive blocks to provide electrical connection between conductors on first and second sides of a conductive base substrate |
US6225694B1 (en) * | 1997-09-02 | 2001-05-01 | Oki Electric Industry Co, Ltd. | Semiconductor device |
US6114751A (en) * | 1998-01-08 | 2000-09-05 | Hitachi Cable, Ltd. | Semiconductor device and electronic device |
US5977626A (en) * | 1998-08-12 | 1999-11-02 | Industrial Technology Research Institute | Thermally and electrically enhanced PBGA package |
US20020024133A1 (en) * | 1998-09-01 | 2002-02-28 | Corisis David J. | IC package with dual heat spreaders |
US6246115B1 (en) * | 1998-10-21 | 2001-06-12 | Siliconware Precision Industries Co., Ltd. | Semiconductor package having a heat sink with an exposed surface |
US6429512B1 (en) * | 1999-03-16 | 2002-08-06 | Siliconware Precision Industries Co., Ltd. | Ball grid array integrated circuit package with palladium coated heat-dissipation device |
US6472724B1 (en) * | 1999-04-19 | 2002-10-29 | Nec Corporation | Electronic device structure capable of preventing malfunction caused by electromagnetic wave coming from outside |
US6229702B1 (en) * | 1999-06-02 | 2001-05-08 | Advanced Semiconductor Engineering, Inc. | Ball grid array semiconductor package having improved heat dissipation efficiency, overall electrical performance and enhanced bonding capability |
US6492194B1 (en) * | 1999-10-15 | 2002-12-10 | Thomson-Csf | Method for the packaging of electronic components |
US6444372B1 (en) * | 1999-10-25 | 2002-09-03 | Svg Lithography Systems, Inc. | Non absorbing reticle and method of making same |
US20010026954A1 (en) * | 2000-03-30 | 2001-10-04 | Yukihiro Takao | Semiconductor device and manufacturing method thereof |
US20020166686A1 (en) * | 2000-12-27 | 2002-11-14 | Junichi Toyoda | Sheet for electronic parts and method of producing the same |
US6400014B1 (en) * | 2001-01-13 | 2002-06-04 | Siliconware Precision Industries Co., Ltd. | Semiconductor package with a heat sink |
US20040032011A1 (en) * | 2001-08-28 | 2004-02-19 | Tessera, Inc. | Microelectronic assemblies incorporating inductors |
US6737750B1 (en) * | 2001-12-07 | 2004-05-18 | Amkor Technology, Inc. | Structures for improving heat dissipation in stacked semiconductor packages |
US6919631B1 (en) * | 2001-12-07 | 2005-07-19 | Amkor Technology, Inc. | Structures for improving heat dissipation in stacked semiconductor packages |
US6838748B2 (en) * | 2002-05-22 | 2005-01-04 | Sharp Kabushiki Kaisha | Semiconductor element with electromagnetic shielding layer on back/side face(s) thereof |
US20040065963A1 (en) * | 2002-09-17 | 2004-04-08 | Chippac, Inc. | Semiconductor multi-package module having wire bond interconnect between stacked packages and having electrical shield |
Cited By (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070155049A1 (en) * | 2005-12-30 | 2007-07-05 | Advanced Semiconductor Engineering Inc. | Method for Manufacturing Chip Package Structures |
DE102006033319B4 (en) * | 2006-07-17 | 2010-09-30 | Infineon Technologies Ag | Method for producing a semiconductor device in semiconductor chip size with a semiconductor chip |
DE102006033319A1 (en) * | 2006-07-17 | 2008-01-24 | Infineon Technologies Ag | Semiconductor chip semiconductor device with a semiconductor chip and method for producing the same |
US7528010B2 (en) | 2006-07-17 | 2009-05-05 | Infineon Technologies Ag | Semiconductor component and method for producing the same |
US20090179311A1 (en) * | 2006-07-17 | 2009-07-16 | Infineon Technologies Ag | Semiconductor component and method for producing the same |
US20080012119A1 (en) * | 2006-07-17 | 2008-01-17 | Infineon Technologies Ag | Semiconductor component and method for producing the same |
US8169063B2 (en) | 2006-07-17 | 2012-05-01 | Infineon Technologies Ag | Semiconductor component and method for producing the same |
US9012304B2 (en) | 2007-08-07 | 2015-04-21 | Semiconductor Components Industries, Llc | Semiconductor die singulation method |
US10340160B2 (en) | 2007-08-07 | 2019-07-02 | Semiconductor Components Industries, Llc | Method of forming a semiconductor die cutting tool |
US8859396B2 (en) | 2007-08-07 | 2014-10-14 | Semiconductor Components Industries, Llc | Semiconductor die singulation method |
US9196511B2 (en) | 2007-08-07 | 2015-11-24 | Semiconductor Components Industries, Llc | Semiconductor die singulation methods |
US8962452B2 (en) | 2007-08-07 | 2015-02-24 | Semiconductor Components Industries, Llc | Semiconductor die singulation apparatus and method |
US20100020518A1 (en) * | 2008-07-28 | 2010-01-28 | Anadigics, Inc. | RF shielding arrangement for semiconductor packages |
US9337311B2 (en) | 2008-10-06 | 2016-05-10 | Infineon Technologies Ag | Electronic component, a semiconductor wafer and a method for producing an electronic component |
US8710665B2 (en) | 2008-10-06 | 2014-04-29 | Infineon Technologies Ag | Electronic component, a semiconductor wafer and a method for producing an electronic component |
US20120139091A1 (en) * | 2009-08-18 | 2012-06-07 | Yoshiaki Wakabayashi | Semiconductor device having shield layer and chip-side power supply terminal capacitively coupled therein |
CN102473690A (en) * | 2009-08-18 | 2012-05-23 | 日本电气株式会社 | Semiconductor device having shield layer and element-side power supply terminal capacitively coupled therein |
US8592957B2 (en) * | 2009-08-18 | 2013-11-26 | Nec Corporation | Semiconductor device having shield layer and chip-side power supply terminal capacitively coupled therein |
US9165833B2 (en) | 2010-01-18 | 2015-10-20 | Semiconductor Components Industries, Llc | Method of forming a semiconductor die |
US20110177675A1 (en) * | 2010-01-18 | 2011-07-21 | Grivna Gordon M | Method of forming a semiconductor die |
US20110175242A1 (en) * | 2010-01-18 | 2011-07-21 | Grivna Gordon M | Method of forming a semiconductor die |
US8384231B2 (en) | 2010-01-18 | 2013-02-26 | Semiconductor Components Industries, Llc | Method of forming a semiconductor die |
US9299664B2 (en) * | 2010-01-18 | 2016-03-29 | Semiconductor Components Industries, Llc | Method of forming an EM protected semiconductor die |
US9275957B2 (en) | 2010-01-18 | 2016-03-01 | Semiconductor Components Industries, Llc | EM protected semiconductor die |
US9437493B2 (en) | 2010-01-18 | 2016-09-06 | Semiconductor Components Industries, Llc | Method of forming a semiconductor die |
US20110175209A1 (en) * | 2010-01-18 | 2011-07-21 | Seddon Michael J | Method of forming an em protected semiconductor die |
US20110175225A1 (en) * | 2010-01-18 | 2011-07-21 | Seddon Michael J | Method of forming an em protected semiconductor die |
US8749033B2 (en) | 2010-11-15 | 2014-06-10 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing semiconductor device |
CN104716256A (en) * | 2010-11-15 | 2015-06-17 | 瑞萨电子株式会社 | Semiconductor device |
CN102468275A (en) * | 2010-11-15 | 2012-05-23 | 瑞萨电子株式会社 | Semiconductor device and method of manufacturing semiconductor device |
US9324663B2 (en) | 2010-11-15 | 2016-04-26 | Renesas Electronics Corporation | Semiconductor device including a plurality of magnetic shields |
US9030841B2 (en) * | 2012-02-23 | 2015-05-12 | Apple Inc. | Low profile, space efficient circuit shields |
US20130223041A1 (en) * | 2012-02-23 | 2013-08-29 | Apple Inc. | Low profile, space efficient circuit shields |
US9564365B2 (en) | 2012-11-07 | 2017-02-07 | Semiconductor Components Industries, Llc | Method of singulating semiconductor wafer having back layer |
US10014217B2 (en) | 2012-11-07 | 2018-07-03 | Semiconductor Components Industries, Llc | Method of singulating semiconductor wafer having a plurality of die and a back layer disposed along a major surface |
US10553491B2 (en) | 2012-11-07 | 2020-02-04 | Semiconductor Components Industries, Llc | Method of separating a back layer on a singulated semiconductor wafer attached to carrier substrates |
US9484260B2 (en) | 2012-11-07 | 2016-11-01 | Semiconductor Components Industries, Llc | Heated carrier substrate semiconductor die singulation method |
US10770350B2 (en) | 2012-11-07 | 2020-09-08 | Semiconductor Components Industries, Llc | Method of separating a back layer on a singulated semiconductor wafer attached to carrier substrate |
US9136173B2 (en) | 2012-11-07 | 2015-09-15 | Semiconductor Components Industries, Llc | Singulation method for semiconductor die having a layer of material along one major surface |
US9773689B2 (en) | 2012-11-07 | 2017-09-26 | Semiconductor Components Industries, Llc | Semiconductor die singulation method using varied carrier substrate temperature |
US10269642B2 (en) | 2012-11-07 | 2019-04-23 | Semiconductor Components Industries, Llc | Method of singulating semiconductor wafer having a plurality of die and a back layer disposed along a major surface |
US10211172B2 (en) * | 2014-03-13 | 2019-02-19 | Maxim Integrated Products, Inc. | Wafer-based electronic component packaging |
US20150262944A1 (en) * | 2014-03-13 | 2015-09-17 | Maxim Integrated Products, Inc. | Wafer-based electronic component packaging |
US9917013B2 (en) | 2014-03-21 | 2018-03-13 | Semiconductor Components Industries, Llc | Method of separating electronic devices having a back layer |
US10446446B2 (en) | 2014-03-21 | 2019-10-15 | Semiconductor Components Industries, Llc | Method of separating electronic devices having a back layer and apparatus |
US9418894B2 (en) | 2014-03-21 | 2016-08-16 | Semiconductor Components Industries, Llc | Electronic die singulation method |
US9589844B2 (en) | 2014-03-21 | 2017-03-07 | Semiconductor Components Industries, Llc | Electronic die singulation method |
US10950503B2 (en) | 2014-03-21 | 2021-03-16 | Semiconductor Components Industries, Llc | Method of separating electronic devices having a back layer and apparatus |
US9847270B2 (en) | 2014-08-26 | 2017-12-19 | Semiconductor Components Industries, Llc | Method for insulating singulated electronic die |
US9385041B2 (en) | 2014-08-26 | 2016-07-05 | Semiconductor Components Industries, Llc | Method for insulating singulated electronic die |
US10586712B2 (en) | 2015-08-26 | 2020-03-10 | Ulvac, Inc. | Method of manufacturing an electronic component and processing system |
US10381312B2 (en) | 2016-05-13 | 2019-08-13 | Nepes Co., Ltd. | Semiconductor package and method of manufacturing the same |
US10366923B2 (en) | 2016-06-02 | 2019-07-30 | Semiconductor Components Industries, Llc | Method of separating electronic devices having a back layer and apparatus |
US10796961B2 (en) | 2016-06-02 | 2020-10-06 | Semiconductor Components Industries, Llc | Method of separating electronic devices having a back layer and apparatus |
US10373869B2 (en) | 2017-05-24 | 2019-08-06 | Semiconductor Components Industries, Llc | Method of separating a back layer on a substrate using exposure to reduced temperature and related apparatus |
US10854516B2 (en) | 2017-05-24 | 2020-12-01 | Semiconductor Components Industries, Llc | Method of separating a back layer on a substrate using exposure to reduced temperature and related apparatus |
US10818551B2 (en) | 2019-01-09 | 2020-10-27 | Semiconductor Components Industries, Llc | Plasma die singulation systems and related methods |
US11651998B2 (en) | 2019-01-09 | 2023-05-16 | Semiconductor Components Industries, Llc | Plasma die singulation systems and related methods |
Also Published As
Publication number | Publication date |
---|---|
JP3923368B2 (en) | 2007-05-30 |
US20030218257A1 (en) | 2003-11-27 |
US6838748B2 (en) | 2005-01-04 |
JP2003347441A (en) | 2003-12-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6838748B2 (en) | Semiconductor element with electromagnetic shielding layer on back/side face(s) thereof | |
JP5409423B2 (en) | Semiconductor chip and semiconductor chip package | |
US8975732B2 (en) | Semiconductor device and method of manufacturing the same | |
US7667336B2 (en) | Semiconductor device and method for manufacturing the same | |
US20110127655A1 (en) | Semiconductor device | |
CN100395886C (en) | Semiconductor device manufacturing method | |
JP4743631B2 (en) | Semiconductor device and manufacturing method thereof | |
CN1630029A (en) | Semiconductor device and method of fabricating the same | |
WO2000077844A1 (en) | Semiconductor package, semiconductor device, electronic device, and method of manufacturing semiconductor package | |
WO2011058977A1 (en) | Semiconductor device and method for manufacturing semiconductor device | |
US9362173B2 (en) | Method for chip package | |
US10424542B2 (en) | Semiconductor device | |
US11355472B2 (en) | Package structure and method for connecting components | |
US8017503B2 (en) | Manufacturing method of semiconductor package | |
TW202201672A (en) | Semiconductor device and methods of manufacturing semiconductor devices | |
US7745907B2 (en) | Semiconductor package including connector disposed in troughhole | |
US11251170B2 (en) | Package structure and manufacturing method thereof | |
US7602055B2 (en) | Semiconductor device and method for fabricating the same | |
US6734042B2 (en) | Semiconductor device and method for fabricating the same | |
US11075180B2 (en) | Semiconductor device and method of manufacturing the semiconductor device | |
CN112435969A (en) | Packaging method and packaging structure | |
JP6515243B2 (en) | Semiconductor device manufacturing method | |
JP3645391B2 (en) | Manufacturing method of semiconductor integrated circuit device | |
CN112490236A (en) | Semiconductor device and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |