US20040259347A1 - Method and an apparatus for a hard-coded bit value changeable in any layer of metal - Google Patents
Method and an apparatus for a hard-coded bit value changeable in any layer of metal Download PDFInfo
- Publication number
- US20040259347A1 US20040259347A1 US10/454,312 US45431203A US2004259347A1 US 20040259347 A1 US20040259347 A1 US 20040259347A1 US 45431203 A US45431203 A US 45431203A US 2004259347 A1 US2004259347 A1 US 2004259347A1
- Authority
- US
- United States
- Prior art keywords
- hard
- coded bit
- logic
- cell
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54433—Marks applied to semiconductor devices or parts containing identification or tracking information
- H01L2223/5444—Marks applied to semiconductor devices or parts containing identification or tracking information for electrical read out
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present disclosure relates to the fabrication of semiconductor chips, and more particularly, to changing the value of a hard-coded bit on a semiconductor chip during fabrication.
- Integrated electronic circuits fabricated on a semiconductor chip typically include a number of hard-coded bits for various purposes.
- a revision identifier on a semiconductor chip includes a number of hard-coded bits to indicate which stepping of the mask is used to fabricate the chip.
- a new stepping of the mask is created every time the layout of the semiconductor chip is changed, and a distinct revision identifier, also known as a stepping ID, is assigned to each stepping.
- Typical examples of revision identifier include “A0,” “A1,” “B1,” or “B2,” etc.
- the first method implements the hard-coded bit value as a part of the register transistor level (“RTL”) code. Since the hard-coded bit value is generated by the RTL code, the bit is not associated with one and only one metal layer. Therefore, multiple metal layers are modified to change the bit.
- RTL register transistor level
- the second method to implement a hard-coded bit value in a semiconductor chip is to fabricate a custom-built metal structure on the semiconductor chip to couple Vss or Vcc to the hard-coded bit.
- FIG. 1A shows a metal structure 130 on a semiconductor chip (not shown) with a hard-coded bit 110 at one end of the metal structure 130 .
- the hard-coded bit 110 is coupled to Vss 140 via a connection 120 in between the metal structure 130 and Vss 140 , and therefore, the hard-coded bit 110 is set to logic 0.
- Changing the metal layers of the semiconductor chip changes the metal structure to cause a change in the hard-coded bit.
- connection is created in a metal layer
- subsequent changes of the metal structure requires cutting off the connection regardless of whether the functional change is in the same metal layer as the connection is in.
- two or more metal layers have to be changed in order to change the hard-coded bit.
- the functional change in the new stepping requires changing only the metal layer 160 .
- the new stepping also needs a new revision identifier. Therefore, the hard-coded bit 110 on the metal structure 130 has to be changed.
- the metal layer 150 is changed to remove the connection 120 in order to cut off the metal structure 130 from Vss 140 .
- a connection 170 is fabricated in metal layer 160 to couple the metal structure 130 to the Vcc 180 to change the hard-coded bit from logic 0 to logic 1. It is necessary to remove the connection 120 in the metal layer 150 to allow a change in the hard-coded bit 110 on the metal structure 130 regardless of which metal layer is changed to implement the functional change in the new stepping. As a result, two metal layers are changed even though the functional change requires changing only one metal layer.
- the change of the revision identifier associated with a new stepping is not necessarily in the same metal layer as the functional change in the integrated circuit using the current methods.
- changing the revision identifier requires changing more metal layers than the functional change requires.
- Changing a metal layer typically costs $10,000.
- the more metal layers are changed in a stepping the more expensive the stepping is.
- FIG. 1A shows a hard-coded bit set at logic 0 implemented with a metal structure.
- FIG. 1B shows a hard-coded bit set at logic 1 implemented with a metal structure.
- FIG. 2A shows one embodiment of a hard-coded bit implemented with four tieoff cells and a logic circuitry.
- FIG. 2B shows another embodiment of a hard-coded bit implemented with six tieoff cells and a logic circuitry.
- FIG. 2C shows an embodiment of hard-wired cells coupled to metal layers.
- FIG. 2D shows an embodiment of a revision identifier.
- FIG. 2E shows an embodiment of a feature selection bit.
- FIG. 3A shows the cross-section of an embodiment of a tieoff cell set at logic 1.
- FIG. 3B shows the cross-section of an embodiment of a tieoff cell set at logic 0.
- FIG. 4A shows the top view of an embodiment of a tieoff cell set at logic 1.
- FIG. 4B shows the top view of an embodiment of a tieoff cell set at logic 0.
- FIG. 5 shows an exemplary embodiment of a computer system.
- FIG. 2A shows an embodiment that implements a hard-coded bit 210 .
- the hard-coded bit 210 is generated by a logic circuitry 220 fabricated on a semiconductor chip (not shown).
- the semiconductor chip has a number of tieoff cells 231 - 234 .
- tieoff cells other types of cells or structures that can be set to either logic 1 or logic 0 can be used.
- At least one tieoff cell is fabricated on each metal layer of the semiconductor chip.
- the embodiment shown in FIG. 2A has four metal layers, and the tieoff cell 231 is from the first metal layer, the tieoff cell 232 is from the second metal layer, and so on.
- the tieoff cells 231 - 234 are coupled to the inputs of the logic circuitry 220 .
- two cells are provided for each metal layer.
- the cells M 1 L 0 281 and M 1 L 1 282 are provided for the metal layer M 1 .
- Cell 281 is hard-wired to logic 0 and cell 282 is hard-wired to logic 1.
- Cell 281 is coupled to the metal layer M 1 287 via the connection 285 and cell 282 is isolated from the metal layer 287 .
- the metal layer 287 is coupled to one of the inputs of the logic circuitry (not shown). Therefore, an input of logic 0 is provided via the metal layer 287 to the logic circuitry.
- cell 283 is hard-wired to logic 0 and cell 284 is hard-wired to logic 1.
- Cell 284 is coupled to the metal layer M 2 288 via the connection 286 .
- the metal layer 288 is coupled to the input of the logic circuitry (not shown), providing an input of logic 1 to the logic circuitry.
- the output of the logic circuitry 220 is the hard-coded bit 210 .
- the output of the logic circuitry 220 is coupled to the hard-coded bit via additional circuit components to cause the hard-coded bit to change in response to the output of the logic circuitry 220 .
- the logic circuitry 220 is configured such that changing any single tieoff cell of the tieoff cells 231 - 234 changes the output of the logic circuitry 220 regardless of the initial values of the tieoff cells 231 - 234 .
- Changing one tieoff cell requires changing only one metal layer, which is the metal layer the tieoff cell is on. Therefore, the hard-coded bit is changeable by changing any single metal layer. Moreover, the hard-coded bit can be changed again later in another stepping without undoing the change made to a tieoff cell in an earlier stepping.
- the functional change in a stepping requires changing more than one metal layer, say X metal layers. To change the hard-coded bit in the stepping, any one tieoff cell chosen from the X tieoff cells on the X metal layers can be changed.
- the logic circuitry 220 includes an exclusive OR (“XOR”) circuit.
- the output of the XOR circuit changes when any single input signal changes.
- the embodiment of the logic circuitry 220 shown includes an XOR circuitry made up of three 2-input XOR gates 221 - 223 .
- the tieoff cell 231 and the tieoff cell 232 are input to the XOR gate 221
- the tieoff cell 233 and the tieoff cell 234 are input to the XOR gate 222 .
- the outputs of both XOR gates 221 and 222 are input to the XOR gate 223 .
- the output of the XOR gate 223 is the output of the logic circuitry 220 .
- the output of the XOR gate 223 changes in response to a change in any one of the tieoff cells 231 - 234 .
- all four tieoff cells 231 - 234 are at logic 0 initially.
- the output signals of both XOR gates 221 and 222 are at logic 0, which are input to the XOR gate 223 .
- the XOR gate 223 Since both input signals to the XOR gate 223 are at logic 0, the XOR gate 223 generates an output at logic 0.
- the hard-coded bit 210 is the output of the XOR gate 223 in the embodiment shown in FIG. 2A, the hard-coded bit 210 is at logic 0.
- any one of the tieoff cells 231 - 234 can be changed. For example, suppose the tieoff cell 231 is changed from logic 0 to logic 1, while the other tieoff cells 232 - 234 remain at logic 0. The output of the XOR gate 221 is therefore changed from logic 0 to logic 1. Since the tieoff cells 233 and 234 remain at logic 0, the output of the XOR gate 222 remains at logic 0. The outputs of the XOR gate 221 and the XOR gate 222 are input to the XOR gate 223 , that is, a logic 0 and a logic 1 are input to the XOR gate 223 .
- the input of a logic 0 and a logic 1 causes the output of the XOR gate 223 to change from logic 0 to logic 1.
- the hard-coded bit 210 is the output of the XOR gate 223 in the embodiment shown in FIG. 2A, and therefore, the hard-coded bit 210 is changed from logic 0 to logic 1.
- any one of the tieoff cells 231 - 234 can be changed to change the output of the XOR gate 223 regardless of the initial values of the tieoff cells.
- FIG. 2B shows one embodiment of a semiconductor chip with a hard-coded bit and six metal layers.
- Each of the metal layers (not shown) has a tieoff cell.
- the tieoff cell 261 is on the first metal layer
- the tieoff cell 262 is on the second metal layer, and so on.
- the tieoff cells 261 and 262 are input to the XOR gate 271 .
- the tieoff cells 263 and 264 are input to the XOR gate 272 .
- the tieoff cells 265 and 266 are input to the XOR gate 273 .
- the outputs of the XOR gates 271 and 272 are input to the XOR gate 274 .
- the output of the XOR gate 274 and the output of the XOR gate 273 are input to the XOR gate 275 .
- the output 280 of the XOR gate 275 is the hard-coded bit 210 .
- the output 280 of the XOR gate 275 is coupled to the hard-coded bit to cause the hard-coded bit to change in response to the output of the XOR gate 275 .
- Changing any single tieoff cell of the tieoff cells 261 - 266 will change the output of the XOR gate 275 , causing a change in the hard-coded bit 280 .
- the tieoff cells 261 - 266 are all at logic 0 initially. Then the outputs of the XOR gates 271 - 275 are all at logic 0. When only the tieoff cell 261 is changed from logic 0 to logic 1, the output of the XOR gate 271 changes from logic 0 to logic 1. The output of the XOR gate 271 is input to the XOR gate 274 , causing the output of the XOR gate 274 to change from logic 0 to logic 1.
- the output of the XOR gate 274 is input to the XOR gate 275 , causing the output of the XOR gate 275 to change from logic 0 to logic 1. Since the output 280 of the XOR gate 275 is the hard-coded bit 280 in the embodiment shown in FIG. 2B, the hard-coded bit 280 is changed from logic 0 to logic 1.
- logic circuitry 220 is provided for the purpose of illustration only.
- the implementation of the logic circuitry 220 is not limited to XOR gates or XOR logic circuitries. Other combinations of logic circuitries are used in other embodiments to allow the hard-coded bit to be changed by modifying the tieoff cell on any single metal layer.
- the hard-coded bit is part of a revision identifier 2200 of the semiconductor chip.
- FIG. 2D shows an embodiment of an eight-bit revision identifier.
- the revision identifier 2200 has 8 bits, Rev_ID 7 -Rev_ID 0 .
- Other embodiments of the revision identifier have different number of bits, such as, 4, 16, etc.
- the semiconductor chip has 4 metal layers (not shown), each metal layer having 8 tieoff cells.
- the first metal layer has the tieoff cells 2001 , 2011 , 2021 , 2031 , 2041 , 2051 , 2061 , and 2071 .
- tieoff cells 2001 - 2004 , 2011 - 2014 , 2021 - 2024 , 2031 - 2034 , 2041 - 2044 , 2051 - 2054 , 2061 - 2064 , and 2071 - 2074 are input to an XOR gate.
- XOR gates There are eight XOR gates on the semiconductor chip. Each XOR gate is coupled to a bit of the revision identifier 2200 to cause the bit to change in response to a change in one of the input tieoff cells.
- the eighth bit of the revision identifier 2200 , Rev_ID 7 2207 is coupled to the output of the XOR gate 2307 and the tieoff cells 2071 - 2074 are input to the XOR gate 2307 .
- a change in any one of the tieoff cells 2071 - 2074 causes the output of the XOR gate 2307 to change, and consequently, causes Rev_ID 7 2207 to change.
- the revision identifier changes with every stepping.
- a new stepping is required due to a functional change implemented as a change on only one metal layer of the semiconductor chip. Since the hard-coded bits of the revision identifier can be changed in any metal layer, it is advantageous to change the hard-coded bits of the revision identifier on the same metal layer as the functional change to reduce the number of metal layers changed. Reducing the number of metal layers changed reduces the cost of the stepping.
- the hard-coded bit is a feature selection bit in an integrated circuit.
- the integrated circuit has a number of operating modes, which are selectable during the fabrication of the integrated circuit using the feature selection bit.
- the feature selection bit can be set at logic 1 or logic 0 to enable or disable one or more of the operating modes.
- a tieoff cell on any single metal layer is switched to the opposite logic value.
- FIG. 2E shows one embodiment of a feature selection bit on a semiconductor chip.
- the tieoff cells 2081 - 2084 are input to the XOR gate 2400 , which outputs the feature selection bit 2450 .
- the feature selection bit 2450 opens or closes the switch 2500 to enable or to disable a feature of the semiconductor chip.
- an embodiment of the switch 2500 includes a p-type Metal Oxide Semiconductor transistor (“pMOS”) 2510 , an n-type Metal Oxide Semiconductor transistor (“nMOS”) 2520 , and an inverter 2530 .
- pMOS Metal Oxide Semiconductor transistor
- nMOS n-type Metal Oxide Semiconductor transistor
- an inverter 2530 converts the high voltage of the feature selection bit 2450 to a low voltage and applies the low voltage at the gate of the pMOS 2510 to activate the pMOS 2510 . Therefore, the feature selection bit 2450 closes the switch 2500 .
- the feature selection bit 2450 When the feature selection bit 2450 is at a low voltage, it deactivates the nMOS 2520 and the pMOS 2510 to open the switch 2500 .
- the above embodiments are described for the purpose of illustration only, and they do not limit the applications of the hard-coded bits on a semiconductor chip.
- the hard-coded bits changeable in any metal layer can be used for purposes beyond the above descriptions.
- FIG. 3A shows a cross-sectional view of an embodiment of a tieoff cell 300 on a metal layer 310 .
- the tieoff cell 300 has an output pin 320 .
- the via stack 330 is coupled to Vss 335 .
- the via stack 340 is coupled to Vcc 345 .
- Coupling the output pin 320 to the via stack 330 couples the output pin 320 to Vss 335 .
- Coupling the output pin 320 to Vss 335 sets the tieoff cell 300 at logic 0.
- coupling the output pin 320 to the via stack 340 couples the output pin 320 to Vcc 345 .
- Coupling the output pin 320 to Vcc 345 sets the tieoff cell 300 at logic 1.
- the output pin 320 is coupled to the via stack 340 with a connector 350 .
- the via stack 340 further couples the output pin 320 to Vcc 345 , setting the output pin 320 at logic 1.
- FIG. 3B shows the cross-section of an embodiment of the tieoff cell 300 set at logic 0.
- the connector 350 has been removed to isolate the output pin 320 from the via stack 340 . Therefore, the output pin 320 is not coupled to Vcc 345 in FIG. 3B.
- a connector 360 is added between the output pin 320 and the via stack 330 to couple the output pin 320 to Vss 335 .
- the output pin 320 is set at logic 0.
- the metal layer 310 is modified to remove the connector 350 and to add the connector 360 to couple the output pin 320 to Vss 335 in order to change the tieoff cell 300 from logic 1 to logic 0.
- the metal layer 310 is changed to remove the connector 360 and to add the connector 350 to couple the output pin 320 to Vcc 345 .
- FIG. 4A shows the top view of an embodiment of a theoff cell 400 at logic 1 .
- the tieoff cell 400 has an output pin 420 and two via stacks 430 and 440 .
- the via stack 430 is connected to Vss and the via stack 440 is connected to Vcc.
- the output pin 420 is coupled to the via stack 440 by the connector 450 , and therefore, is coupled to Vcc.
- the output pin 420 is isolated from the via stack 430 so that the output pin 420 is isolated from Vss. Coupling the output pin 420 to Vcc sets the tieoff cell at logic 1.
- FIG. 4B shows the top view of an embodiment of the tieoff cell 400 at logic 0.
- the output pin 420 is coupled to the via stack 430 by the connector 460 , which is coupled to Vss.
- the output pin 420 is isolated from the via stack 440 so that the output pin 420 is isolated from Vcc. Coupling the output pin 420 to Vss sets the tieoff cell at logic 0.
- FIG. 5 is a block diagram of an exemplary computer system.
- the system 500 includes central processing unit (“CPU”) 501 , memory controller hub (“MCH”) 502 , input/output controller hub (“ICH”) 503 , flash memory device to store the Basic Input Output System (“Flash BIOS”) 504 , memory 505 , graphics chip 506 , and a number of peripheral components 510 .
- CPU 501 , memory 505 , graphics chip 506 , and ICH 503 are coupled to MCH 502 .
- Data transmitted between CPU 501 , memory device 505 , graphics chip 506 , and ICH 503 is routed through MCH 502 .
- Peripheral components 510 and flash BIOS 504 are coupled to ICH 503 .
- Peripheral components 510 and flash BIOS 504 communicate with CPU 501 , graphics chip 506 , and memory 505 through ICH 503 and MCH 502 .
- any or all of the components of system 500 and associated hardware may be used in various embodiments of the present invention. However, it should be appreciated that other configurations of the computer system may include some or all of the devices.
- ICH 503 is fabricated on a semiconductor chip.
- the semiconductor chip has a number of metal layers.
- ICH 503 includes a hard-coded bit 509 changeable in any single metal layer of the semiconductor chip.
- the semiconductor chip has a number of tieoff cells. There is at least one tieoff cell fabricated on each metal layer of the semiconductor chip.
- the tieoff cells are input to a logic circuitry.
- the logic circuitry is configured such that changing any single tieoff cell changes the output of the logic circuitry.
- the output of the logic circuitry is the hard-coded bit.
- the output of the logic circuitry is coupled to the hard-coded bit to cause the hard-coded bit to change in response to the output of the logic circuitry.
- tieoff cell To change a tieoff cell, only one metal layer has to be changed. Making the hard-coded bit to be changeable by changing any one tieoff cell allows the hard-coded bit to be changeable in any single metal layer. Moreover, the hard-coded bit can be changed again later in another stepping without undoing the change made to a tieoff cell in an earlier stepping. If the functional change in a stepping requires changing more than one metal layer, then a tieoff cell chosen from any one of those metal layers can be changed to change the hard-coded bit.
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
A method is disclosed to make a hard-coded bit in an integrated circuit on a semiconductor chip changeable in any one and only one metal layer of the semiconductor chip. In one embodiment, the method further comprising fabricating a cell on each metal layer of the semiconductor chip and a logic circuitry on the semiconductor chip. The cells are coupled to the inputs of the logic circuitry. The output of the logic circuitry changes in response to a change in any single cell to cause the hard-coded bit to change.
Description
- The present disclosure relates to the fabrication of semiconductor chips, and more particularly, to changing the value of a hard-coded bit on a semiconductor chip during fabrication.
- Integrated electronic circuits fabricated on a semiconductor chip typically include a number of hard-coded bits for various purposes. For example, a revision identifier on a semiconductor chip includes a number of hard-coded bits to indicate which stepping of the mask is used to fabricate the chip. A new stepping of the mask is created every time the layout of the semiconductor chip is changed, and a distinct revision identifier, also known as a stepping ID, is assigned to each stepping. Typical examples of revision identifier include “A0,” “A1,” “B1,” or “B2,” etc.
- The layout of an integrated circuit is changed when a functional change is made in the integrated circuit. Changing the layout requires creating a new stepping. Consequently, the revision identifier has to be changed as well when a functional change is made in the integrated circuit.
- Currently, there are two methods to implement a hard-coded bit value in a semiconductor chip. The first method implements the hard-coded bit value as a part of the register transistor level (“RTL”) code. Since the hard-coded bit value is generated by the RTL code, the bit is not associated with one and only one metal layer. Therefore, multiple metal layers are modified to change the bit.
- The second method to implement a hard-coded bit value in a semiconductor chip is to fabricate a custom-built metal structure on the semiconductor chip to couple Vss or Vcc to the hard-coded bit. FIG. 1A shows a
metal structure 130 on a semiconductor chip (not shown) with a hard-codedbit 110 at one end of themetal structure 130. The hard-codedbit 110 is coupled toVss 140 via aconnection 120 in between themetal structure 130 andVss 140, and therefore, the hard-codedbit 110 is set to logic 0. Changing the metal layers of the semiconductor chip changes the metal structure to cause a change in the hard-coded bit. However, once a connection is created in a metal layer, subsequent changes of the metal structure requires cutting off the connection regardless of whether the functional change is in the same metal layer as the connection is in. In other words, two or more metal layers have to be changed in order to change the hard-coded bit. - Suppose the functional change in the new stepping requires changing only the
metal layer 160. The new stepping also needs a new revision identifier. Therefore, the hard-codedbit 110 on themetal structure 130 has to be changed. Referring to FIG. 1B, themetal layer 150 is changed to remove theconnection 120 in order to cut off themetal structure 130 from Vss 140. In addition, aconnection 170 is fabricated inmetal layer 160 to couple themetal structure 130 to theVcc 180 to change the hard-coded bit from logic 0 to logic 1. It is necessary to remove theconnection 120 in themetal layer 150 to allow a change in the hard-codedbit 110 on themetal structure 130 regardless of which metal layer is changed to implement the functional change in the new stepping. As a result, two metal layers are changed even though the functional change requires changing only one metal layer. - As explained above, the change of the revision identifier associated with a new stepping is not necessarily in the same metal layer as the functional change in the integrated circuit using the current methods. Frequently, changing the revision identifier requires changing more metal layers than the functional change requires. Changing a metal layer typically costs $10,000. As a result, the more metal layers are changed in a stepping, the more expensive the stepping is.
- Embodiments of the present invention will be understood more fully from the detailed description that follows and from the accompanying drawings, which however, should not be taken to limit the appended claims to the specific embodiments shown, but are for explanation and understanding only.
- FIG. 1A shows a hard-coded bit set at logic 0 implemented with a metal structure.
- FIG. 1B shows a hard-coded bit set at logic 1 implemented with a metal structure.
- FIG. 2A shows one embodiment of a hard-coded bit implemented with four tieoff cells and a logic circuitry.
- FIG. 2B shows another embodiment of a hard-coded bit implemented with six tieoff cells and a logic circuitry.
- FIG. 2C shows an embodiment of hard-wired cells coupled to metal layers.
- FIG. 2D shows an embodiment of a revision identifier.
- FIG. 2E shows an embodiment of a feature selection bit.
- FIG. 3A shows the cross-section of an embodiment of a tieoff cell set at logic 1.
- FIG. 3B shows the cross-section of an embodiment of a tieoff cell set at logic 0.
- FIG. 4A shows the top view of an embodiment of a tieoff cell set at logic 1.
- FIG. 4B shows the top view of an embodiment of a tieoff cell set at logic 0.
- FIG. 5 shows an exemplary embodiment of a computer system.
- In the following description, numerous specific details are set forth. However, it is understood that embodiments of the invention may be practiced without these specific details. In other instances, well-known circuits, structures, and techniques have not been shown in detail in order not to obscure the understanding of this description.
- FIG. 2A shows an embodiment that implements a hard-coded
bit 210. The hard-codedbit 210 is generated by alogic circuitry 220 fabricated on a semiconductor chip (not shown). The semiconductor chip has a number of tieoff cells 231-234. In addition to tieoff cells, other types of cells or structures that can be set to either logic 1 or logic 0 can be used. At least one tieoff cell is fabricated on each metal layer of the semiconductor chip. For example, the embodiment shown in FIG. 2A has four metal layers, and thetieoff cell 231 is from the first metal layer, thetieoff cell 232 is from the second metal layer, and so on. The tieoff cells 231-234 are coupled to the inputs of thelogic circuitry 220. - In an alternate embodiment, two cells are provided for each metal layer. For example, referring to FIG. 2C, the cells M1L0 281 and
M1L1 282 are provided for the metal layer M1.Cell 281 is hard-wired to logic 0 andcell 282 is hard-wired to logic 1.Cell 281 is coupled to themetal layer M1 287 via theconnection 285 andcell 282 is isolated from themetal layer 287. Themetal layer 287 is coupled to one of the inputs of the logic circuitry (not shown). Therefore, an input of logic 0 is provided via themetal layer 287 to the logic circuitry. Similarly,cell 283 is hard-wired to logic 0 andcell 284 is hard-wired to logic 1.Cell 284 is coupled to themetal layer M2 288 via theconnection 286. Themetal layer 288 is coupled to the input of the logic circuitry (not shown), providing an input of logic 1 to the logic circuitry. - Referring to FIG. 2A, the output of the
logic circuitry 220 is the hard-coded bit 210. In another embodiment, the output of thelogic circuitry 220 is coupled to the hard-coded bit via additional circuit components to cause the hard-coded bit to change in response to the output of thelogic circuitry 220. - The
logic circuitry 220 is configured such that changing any single tieoff cell of the tieoff cells 231-234 changes the output of thelogic circuitry 220 regardless of the initial values of the tieoff cells 231-234. Changing one tieoff cell requires changing only one metal layer, which is the metal layer the tieoff cell is on. Therefore, the hard-coded bit is changeable by changing any single metal layer. Moreover, the hard-coded bit can be changed again later in another stepping without undoing the change made to a tieoff cell in an earlier stepping. In one embodiment, the functional change in a stepping requires changing more than one metal layer, say X metal layers. To change the hard-coded bit in the stepping, any one tieoff cell chosen from the X tieoff cells on the X metal layers can be changed. - In one embodiment, the
logic circuitry 220 includes an exclusive OR (“XOR”) circuit. The output of the XOR circuit changes when any single input signal changes. Referring to FIG. 2A, the embodiment of thelogic circuitry 220 shown includes an XOR circuitry made up of three 2-input XOR gates 221-223. Thetieoff cell 231 and thetieoff cell 232 are input to theXOR gate 221, and thetieoff cell 233 and thetieoff cell 234 are input to theXOR gate 222. The outputs of bothXOR gates XOR gate 223. The output of theXOR gate 223 is the output of thelogic circuitry 220. The output of theXOR gate 223 changes in response to a change in any one of the tieoff cells 231-234. Suppose all four tieoff cells 231-234 are at logic 0 initially. Then the output signals of bothXOR gates XOR gate 223. Since both input signals to theXOR gate 223 are at logic 0, theXOR gate 223 generates an output at logic 0. Since the hard-coded bit 210 is the output of theXOR gate 223 in the embodiment shown in FIG. 2A, the hard-coded bit 210 is at logic 0. - To change the hard-
coded bit 210 to logic 1, any one of the tieoff cells 231-234 can be changed. For example, suppose thetieoff cell 231 is changed from logic 0 to logic 1, while the other tieoff cells 232-234 remain at logic 0. The output of theXOR gate 221 is therefore changed from logic 0 to logic 1. Since thetieoff cells XOR gate 222 remains at logic 0. The outputs of theXOR gate 221 and theXOR gate 222 are input to theXOR gate 223, that is, a logic 0 and a logic 1 are input to theXOR gate 223. The input of a logic 0 and a logic 1 causes the output of theXOR gate 223 to change from logic 0 to logic 1. The hard-coded bit 210 is the output of theXOR gate 223 in the embodiment shown in FIG. 2A, and therefore, the hard-coded bit 210 is changed from logic 0 to logic 1. One should appreciate that any one of the tieoff cells 231-234 can be changed to change the output of theXOR gate 223 regardless of the initial values of the tieoff cells. Moreover, when the output of theXOR gate 223 has to be changed again, it is not necessary to undo the earlier change made to thetieoff cell 231 because the output of theXOR gate 223 changes as long as any one of the tieoff cells 231-234 is changed regardless of the initial state of the tieoff cells 231-234. - To implement a semiconductor chip with the hard-coded bit using additional metal layers, additional logic gates are added to the
logic circuitry 220. FIG. 2B shows one embodiment of a semiconductor chip with a hard-coded bit and six metal layers. Each of the metal layers (not shown) has a tieoff cell. For example, thetieoff cell 261 is on the first metal layer, thetieoff cell 262 is on the second metal layer, and so on. Thetieoff cells XOR gate 271. Thetieoff cells XOR gate 272. Thetieoff cells XOR gate 273. The outputs of theXOR gates XOR gate 274. The output of theXOR gate 274 and the output of theXOR gate 273 are input to theXOR gate 275. In one embodiment, theoutput 280 of theXOR gate 275 is the hard-coded bit 210. In another embodiment, theoutput 280 of theXOR gate 275 is coupled to the hard-coded bit to cause the hard-coded bit to change in response to the output of theXOR gate 275. - Changing any single tieoff cell of the tieoff cells261-266 will change the output of the
XOR gate 275, causing a change in the hard-coded bit 280. For example, suppose the tieoff cells 261-266 are all at logic 0 initially. Then the outputs of the XOR gates 271-275 are all at logic 0. When only thetieoff cell 261 is changed from logic 0 to logic 1, the output of theXOR gate 271 changes from logic 0 to logic 1. The output of theXOR gate 271 is input to theXOR gate 274, causing the output of theXOR gate 274 to change from logic 0 to logic 1. The output of theXOR gate 274 is input to theXOR gate 275, causing the output of theXOR gate 275 to change from logic 0 to logic 1. Since theoutput 280 of theXOR gate 275 is the hard-coded bit 280 in the embodiment shown in FIG. 2B, the hard-coded bit 280 is changed from logic 0 to logic 1. - One should appreciate that the above embodiments of the
logic circuitry 220 are provided for the purpose of illustration only. The implementation of thelogic circuitry 220 is not limited to XOR gates or XOR logic circuitries. Other combinations of logic circuitries are used in other embodiments to allow the hard-coded bit to be changed by modifying the tieoff cell on any single metal layer. - In one embodiment, the hard-coded bit is part of a
revision identifier 2200 of the semiconductor chip. FIG. 2D shows an embodiment of an eight-bit revision identifier. Referring to FIG. 2D, therevision identifier 2200 has 8 bits, Rev_ID7-Rev_ID0. Other embodiments of the revision identifier have different number of bits, such as, 4, 16, etc. The semiconductor chip has 4 metal layers (not shown), each metal layer having 8 tieoff cells. For example, the first metal layer has the tieoff cells 2001, 2011, 2021, 2031, 2041, 2051, 2061, and 2071. There are a total of 32 tieoff cells 2001-2004, 2011-2014, 2021-2024, 2031-2034, 2041-2044, 2051-2054, 2061-2064, and 2071-2074. Four tieoff cells, one from each metal layer, are input to an XOR gate. There are eight XOR gates on the semiconductor chip. Each XOR gate is coupled to a bit of therevision identifier 2200 to cause the bit to change in response to a change in one of the input tieoff cells. For example, the eighth bit of therevision identifier 2200,Rev_ID7 2207 is coupled to the output of theXOR gate 2307 and the tieoff cells 2071-2074 are input to theXOR gate 2307. A change in any one of the tieoff cells 2071-2074 causes the output of theXOR gate 2307 to change, and consequently, causesRev_ID7 2207 to change. - As explained above, the revision identifier changes with every stepping. In one embodiment, a new stepping is required due to a functional change implemented as a change on only one metal layer of the semiconductor chip. Since the hard-coded bits of the revision identifier can be changed in any metal layer, it is advantageous to change the hard-coded bits of the revision identifier on the same metal layer as the functional change to reduce the number of metal layers changed. Reducing the number of metal layers changed reduces the cost of the stepping.
- In another embodiment, the hard-coded bit is a feature selection bit in an integrated circuit. The integrated circuit has a number of operating modes, which are selectable during the fabrication of the integrated circuit using the feature selection bit. In one embodiment, the feature selection bit can be set at logic 1 or logic 0 to enable or disable one or more of the operating modes. To change the feature selection bit in a stepping, a tieoff cell on any single metal layer is switched to the opposite logic value.
- FIG. 2E shows one embodiment of a feature selection bit on a semiconductor chip. There are four tieoff cells2081-2084, each on a distinct metal layer of the semiconductor chip. The tieoff cells 2081-2084 are input to the
XOR gate 2400, which outputs thefeature selection bit 2450. Thefeature selection bit 2450 opens or closes theswitch 2500 to enable or to disable a feature of the semiconductor chip. - Referring to FIG. 2E, an embodiment of the
switch 2500 includes a p-type Metal Oxide Semiconductor transistor (“pMOS”) 2510, an n-type Metal Oxide Semiconductor transistor (“nMOS”) 2520, and aninverter 2530. When thefeature selection bit 2450 is at a high voltage, theNMOS 2520 is activated. Theinverter 2530 converts the high voltage of thefeature selection bit 2450 to a low voltage and applies the low voltage at the gate of thepMOS 2510 to activate thepMOS 2510. Therefore, thefeature selection bit 2450 closes theswitch 2500. When thefeature selection bit 2450 is at a low voltage, it deactivates thenMOS 2520 and thepMOS 2510 to open theswitch 2500. One should appreciate that the above embodiments are described for the purpose of illustration only, and they do not limit the applications of the hard-coded bits on a semiconductor chip. The hard-coded bits changeable in any metal layer can be used for purposes beyond the above descriptions. - FIG. 3A shows a cross-sectional view of an embodiment of a
tieoff cell 300 on ametal layer 310. Thetieoff cell 300 has anoutput pin 320. There are two viastacks tieoff cell 300. The viastack 330 is coupled toVss 335. The viastack 340 is coupled toVcc 345. Coupling theoutput pin 320 to the viastack 330 couples theoutput pin 320 toVss 335. Coupling theoutput pin 320 toVss 335 sets thetieoff cell 300 at logic 0. On the contrary, coupling theoutput pin 320 to the viastack 340 couples theoutput pin 320 toVcc 345. Coupling theoutput pin 320 toVcc 345 sets thetieoff cell 300 at logic 1. In FIG. 3A, theoutput pin 320 is coupled to the viastack 340 with aconnector 350. The viastack 340 further couples theoutput pin 320 toVcc 345, setting theoutput pin 320 at logic 1. - FIG. 3B shows the cross-section of an embodiment of the
tieoff cell 300 set at logic 0. Theconnector 350 has been removed to isolate theoutput pin 320 from the viastack 340. Therefore, theoutput pin 320 is not coupled toVcc 345 in FIG. 3B. Aconnector 360 is added between theoutput pin 320 and the viastack 330 to couple theoutput pin 320 toVss 335. When theoutput pin 320 is coupled toVss 335, theoutput pin 320 is set at logic 0. In one embodiment, themetal layer 310 is modified to remove theconnector 350 and to add theconnector 360 to couple theoutput pin 320 toVss 335 in order to change thetieoff cell 300 from logic 1 to logic 0. To change thetieoff cell 300 from logic 0 to logic 1, themetal layer 310 is changed to remove theconnector 360 and to add theconnector 350 to couple theoutput pin 320 toVcc 345. - FIG. 4A shows the top view of an embodiment of a
theoff cell 400 at logic 1. Thetieoff cell 400 has anoutput pin 420 and two viastacks stack 430 is connected to Vss and the viastack 440 is connected to Vcc. Theoutput pin 420 is coupled to the viastack 440 by theconnector 450, and therefore, is coupled to Vcc. Theoutput pin 420 is isolated from the viastack 430 so that theoutput pin 420 is isolated from Vss. Coupling theoutput pin 420 to Vcc sets the tieoff cell at logic 1. - FIG. 4B shows the top view of an embodiment of the
tieoff cell 400 at logic 0. Theoutput pin 420 is coupled to the viastack 430 by theconnector 460, which is coupled to Vss. Theoutput pin 420 is isolated from the viastack 440 so that theoutput pin 420 is isolated from Vcc. Coupling theoutput pin 420 to Vss sets the tieoff cell at logic 0. - FIG. 5 is a block diagram of an exemplary computer system. The
system 500 includes central processing unit (“CPU”) 501, memory controller hub (“MCH”) 502, input/output controller hub (“ICH”) 503, flash memory device to store the Basic Input Output System (“Flash BIOS”) 504,memory 505,graphics chip 506, and a number ofperipheral components 510.CPU 501,memory 505,graphics chip 506, andICH 503 are coupled toMCH 502. Data transmitted betweenCPU 501,memory device 505,graphics chip 506, andICH 503 is routed throughMCH 502.Peripheral components 510 andflash BIOS 504 are coupled toICH 503.Peripheral components 510 andflash BIOS 504 communicate withCPU 501,graphics chip 506, andmemory 505 throughICH 503 andMCH 502. Note that any or all of the components ofsystem 500 and associated hardware may be used in various embodiments of the present invention. However, it should be appreciated that other configurations of the computer system may include some or all of the devices. -
ICH 503 is fabricated on a semiconductor chip. The semiconductor chip has a number of metal layers.ICH 503 includes a hard-coded bit 509 changeable in any single metal layer of the semiconductor chip. The semiconductor chip has a number of tieoff cells. There is at least one tieoff cell fabricated on each metal layer of the semiconductor chip. The tieoff cells are input to a logic circuitry. The logic circuitry is configured such that changing any single tieoff cell changes the output of the logic circuitry. In one embodiment, the output of the logic circuitry is the hard-coded bit. In another embodiment, the output of the logic circuitry is coupled to the hard-coded bit to cause the hard-coded bit to change in response to the output of the logic circuitry. - To change a tieoff cell, only one metal layer has to be changed. Making the hard-coded bit to be changeable by changing any one tieoff cell allows the hard-coded bit to be changeable in any single metal layer. Moreover, the hard-coded bit can be changed again later in another stepping without undoing the change made to a tieoff cell in an earlier stepping. If the functional change in a stepping requires changing more than one metal layer, then a tieoff cell chosen from any one of those metal layers can be changed to change the hard-coded bit.
- The foregoing discussion merely describes some exemplary embodiments of the present invention. One skilled in the art will readily recognize from such discussion, the accompanying drawings and the claims that various modifications can be made without departing from the spirit and scope of the appended claims. The description is thus to be regarded as illustrative instead of limiting.
Claims (26)
1. A method comprising:
fabricating a hard-coded bit in an integrated circuit; and
changing any single metal layer of a plurality of metal layers in the integrated circuit to change the hard-coded bit value.
2. The method of claim 1 , wherein fabricating the hard-coded bit comprises:
fabricating a plurality of cells, one cell on each of the plurality of metal layers;
fabricating logic circuitry in the integrated circuit; and
coupling the plurality of cells to inputs of the logic circuitry to generate the hard-coded bit.
3. The method of claim 2 , wherein changing the single metal layer to change the hard-coded bit value comprises changing a cell on the single metal layer from a first logic value to a second logic value.
4. The method of claim 3 , wherein each of the plurality of cells includes an output pin.
5. The method of claim 4 , wherein changing the cell from the first logic value to the second logic value includes:
decoupling an output pin of the cell on the single metal layer from a first voltage supply; and
coupling the output pin of the cell to a second voltage supply.
6. The method of claim 2 , wherein the logic circuitry comprises an exclusive OR (“XOR”) circuit.
7. The method of claim 1 , wherein the hard-coded bit is part of a revision identifier of the integrated circuit.
8. The method of claim 1 , wherein the hard-coded bit is a feature selection bit of the integrated circuit.
9. An integrated circuit comprising:
a plurality of metal layers; and
a hard-coded bit coupled to the plurality of metal layers, wherein the hard-coded bit value is changeable during fabrication in any single metal layer of the plurality of metal layers.
10. The integrated circuit of claim 9 , further comprising a plurality of cells, wherein there is at least one cell on each of the plurality of metal layers.
11. The integrated circuit of claim 10 , further comprising a logic circuitry having a plurality of input terminals and an output terminal, each of the plurality of input terminals coupled to each of the plurality of cells and the output terminal coupled to the hard-coded bit.
12. The integrated circuit of claim 11 , wherein changing any single cell of the plurality of cells from a first logic value to a second logic value during fabrication causes a change in the hard-coded bit value.
13. The integrated circuit of claim 12 , wherein each of the plurality of cells includes an output pin.
14. The integrated circuit of claim 13 , wherein the output pin of each of the plurality of cells can be decoupled from a first voltage supply and coupled to a second voltage supply to change the value of the cell from the first logic value to the second logic value.
15. The integrated circuit of claim 11 , wherein the logic circuitry comprises an exclusive OR (“XOR”) circuit.
16. The integrated circuit of claim 9 , wherein the hard-coded bit is part of a revision identifier.
17. The integrated circuit of claim 9 , wherein the hard-coded bit is a feature selection bit.
18. A system comprising:
a graphics chip; and
an input/output controller hub, the input/output controller hub including an integrated circuit, wherein the integrated circuit comprises
a plurality of metal layers; and
a hard-coded bit coupled to the plurality of metal layers, wherein the hard-coded bit value is changeable during fabrication in any single metal layer of the plurality of metal layers.
19. The system of claim 18 , wherein the integrated circuit further comprises a plurality of cells, wherein there is at least one cell on each of the plurality of metal layers.
20. The system of claim 19 , wherein the integrated circuit further comprises a logic circuitry having a plurality of input terminals and an output terminal, each of the plurality of input terminals coupled to each of the plurality of cells and the output coupled to the hard-coded bit.
21. The system of claim 20 , wherein changing any single cell of the plurality of cells from a first logic value to a second logic value during fabrication causes a change in the hard-coded bit value.
22. The system of claim 21 , wherein each of the plurality of cells includes an output pin.
23. The system of claim 22 , wherein the output pin of each of the plurality of cells can be decoupled from a first voltage supply and coupled to a second voltage supply to change the value of the cell from the first logic value to the second logic value.
24. The system of claim 20 , wherein the logic circuitry comprises an exclusive OR (“XOR”) circuit.
25. The system of claim 18 , wherein the hard-coded bit is part of a revision identifier.
26. The system of claim 18 , wherein the hard-coded bit is a feature selection bit.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/454,312 US20040259347A1 (en) | 2003-06-03 | 2003-06-03 | Method and an apparatus for a hard-coded bit value changeable in any layer of metal |
US11/049,524 US7307295B2 (en) | 2003-06-03 | 2005-02-01 | Method and an apparatus for a hard-coded bit value changeable in any layer of metal |
US11/049,435 US7326973B2 (en) | 2003-06-03 | 2005-02-01 | Method and an apparatus for a hard-coded bit value changeable in any layer of metal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/454,312 US20040259347A1 (en) | 2003-06-03 | 2003-06-03 | Method and an apparatus for a hard-coded bit value changeable in any layer of metal |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/049,435 Division US7326973B2 (en) | 2003-06-03 | 2005-02-01 | Method and an apparatus for a hard-coded bit value changeable in any layer of metal |
US11/049,524 Division US7307295B2 (en) | 2003-06-03 | 2005-02-01 | Method and an apparatus for a hard-coded bit value changeable in any layer of metal |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040259347A1 true US20040259347A1 (en) | 2004-12-23 |
Family
ID=33516907
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/454,312 Abandoned US20040259347A1 (en) | 2003-06-03 | 2003-06-03 | Method and an apparatus for a hard-coded bit value changeable in any layer of metal |
US11/049,435 Expired - Lifetime US7326973B2 (en) | 2003-06-03 | 2005-02-01 | Method and an apparatus for a hard-coded bit value changeable in any layer of metal |
US11/049,524 Expired - Lifetime US7307295B2 (en) | 2003-06-03 | 2005-02-01 | Method and an apparatus for a hard-coded bit value changeable in any layer of metal |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/049,435 Expired - Lifetime US7326973B2 (en) | 2003-06-03 | 2005-02-01 | Method and an apparatus for a hard-coded bit value changeable in any layer of metal |
US11/049,524 Expired - Lifetime US7307295B2 (en) | 2003-06-03 | 2005-02-01 | Method and an apparatus for a hard-coded bit value changeable in any layer of metal |
Country Status (1)
Country | Link |
---|---|
US (3) | US20040259347A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009070850A (en) * | 2007-09-10 | 2009-04-02 | Nec Computertechno Ltd | Version-number information holding circuit and semiconductor integrated circuit |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20180131702A (en) | 2017-05-31 | 2018-12-11 | 에스케이하이닉스 주식회사 | Semiconductor Integrated Circuit Device Including Circuit for Protecting Electro- Static Discharge |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5907167A (en) * | 1994-10-17 | 1999-05-25 | Qualcomm Incorporated | Method and apparatus for providing ROM in an integrated circuit having update through single substance layer modification capability |
US6496035B2 (en) * | 1999-12-14 | 2002-12-17 | Koninklijke Philips Electronics N.V. | Integrated circuit approach, with a serpentine conductor track for circuit configuration selection |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3211809B2 (en) * | 1999-04-23 | 2001-09-25 | ソニー株式会社 | Semiconductor storage device and method of manufacturing the same |
US6985159B2 (en) * | 2002-05-08 | 2006-01-10 | Intel Corporation | Arrangements for antialiasing coverage computation |
US7064579B2 (en) * | 2002-07-08 | 2006-06-20 | Viciciv Technology | Alterable application specific integrated circuit (ASIC) |
US6771533B2 (en) * | 2002-08-27 | 2004-08-03 | Micron Technology, Inc. | Magnetic non-volatile memory coil layout architecture and process integration scheme |
US6779069B1 (en) | 2002-09-04 | 2004-08-17 | Nvidia Corporation | Computer system with source-synchronous digital link |
-
2003
- 2003-06-03 US US10/454,312 patent/US20040259347A1/en not_active Abandoned
-
2005
- 2005-02-01 US US11/049,435 patent/US7326973B2/en not_active Expired - Lifetime
- 2005-02-01 US US11/049,524 patent/US7307295B2/en not_active Expired - Lifetime
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5907167A (en) * | 1994-10-17 | 1999-05-25 | Qualcomm Incorporated | Method and apparatus for providing ROM in an integrated circuit having update through single substance layer modification capability |
US6496035B2 (en) * | 1999-12-14 | 2002-12-17 | Koninklijke Philips Electronics N.V. | Integrated circuit approach, with a serpentine conductor track for circuit configuration selection |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009070850A (en) * | 2007-09-10 | 2009-04-02 | Nec Computertechno Ltd | Version-number information holding circuit and semiconductor integrated circuit |
Also Published As
Publication number | Publication date |
---|---|
US7307295B2 (en) | 2007-12-11 |
US20050127506A1 (en) | 2005-06-16 |
US7326973B2 (en) | 2008-02-05 |
US20050130363A1 (en) | 2005-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0364925A1 (en) | Semiconductor integrated circuit having i/o terminals allowing independent connection test | |
US8030969B2 (en) | Semiconductor integrated circuit | |
US20030184364A1 (en) | Semiconductor integrated circuit with leak current cut-off circuit | |
US8178903B2 (en) | Semiconductor device | |
EP1020030A2 (en) | Programmable gate array | |
US4458163A (en) | Programmable architecture logic | |
US6798270B1 (en) | Pass gate multiplexer circuit with reduced susceptibility to single event upsets | |
JP2010538405A (en) | Word line driver circuit with reduced leakage | |
US6442009B1 (en) | Semiconductor device having protective and test circuits | |
US7307295B2 (en) | Method and an apparatus for a hard-coded bit value changeable in any layer of metal | |
KR100210557B1 (en) | Input circuit for mode setting | |
US7764108B2 (en) | Electrical fuse circuit | |
US7394297B2 (en) | Logic gate with reduced sub-threshold leak current | |
US7098704B2 (en) | Semiconductor integrated circuit device | |
US6678846B1 (en) | Semiconductor integrated circuit with a scan path circuit | |
US6578185B1 (en) | Power-supply-configurable outputs | |
US6943589B2 (en) | Combination multiplexer and tristate driver circuit | |
US6701500B2 (en) | Logic circuit module, method for designing a semiconductor integrated circuit using the same, and semiconductor integrated circuit | |
US7579876B1 (en) | Multi-use input/output pin systems and methods | |
US20030122576A1 (en) | Pad system for an integrated circuit or device | |
US7944244B2 (en) | Multi-functional logic gate device and programmable integrated circuit device using the same | |
JP2001274672A (en) | Try-state buffer circuit | |
US20020113618A1 (en) | Programmable logic device including bi-directional shift register | |
US6177833B1 (en) | Integrated circuit module having reduced impedance and method of providing the same | |
JPH06242191A (en) | Semiconductor integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VELANDIA, MAURICE;REEL/FRAME:014476/0891 Effective date: 20030902 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |