US20040256619A1 - Display device and manufacturing method of the same - Google Patents

Display device and manufacturing method of the same Download PDF

Info

Publication number
US20040256619A1
US20040256619A1 US10/862,631 US86263104A US2004256619A1 US 20040256619 A1 US20040256619 A1 US 20040256619A1 US 86263104 A US86263104 A US 86263104A US 2004256619 A1 US2004256619 A1 US 2004256619A1
Authority
US
United States
Prior art keywords
silicon oxide
oxide film
film
silicon nitride
nitride film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/862,631
Other versions
US7315076B2 (en
Inventor
Hideshi Nomura
Masahiro Tanaka
Takahiro Ochiai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Japan Display Inc
Panasonic Intellectual Property Corp of America
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Assigned to HITACHI DISPLAYS, LTD. reassignment HITACHI DISPLAYS, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NOMURA, HIDESHI, OCHIAI, TAKAHIRO, TANAKA, MASAHIRO
Publication of US20040256619A1 publication Critical patent/US20040256619A1/en
Application granted granted Critical
Publication of US7315076B2 publication Critical patent/US7315076B2/en
Assigned to IPS ALPHA SUPPORT CO., LTD. reassignment IPS ALPHA SUPPORT CO., LTD. COMPANY SPLIT PLAN TRANSFERRING FIFTY (50) PERCENT SHARE OF PATENTS Assignors: HITACHI DISPLAYS, LTD.
Assigned to PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD. reassignment PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD. MERGER (SEE DOCUMENT FOR DETAILS). Assignors: IPS ALPHA SUPPORT CO., LTD.
Assigned to JAPAN DISPLAY, INC. reassignment JAPAN DISPLAY, INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: Japan Display East, inc.
Assigned to Japan Display East, inc. reassignment Japan Display East, inc. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: HITACHI DISPLAYS, LTD.
Assigned to PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA reassignment PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA NUNC PRO TUNC ASSIGNMENT (SEE DOCUMENT FOR DETAILS). Assignors: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
Assigned to JAPAN DISPLAY, INC. reassignment JAPAN DISPLAY, INC. CHANGE OF ADDRESS Assignors: JAPAN DISPLAY, INC.
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76804—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures

Definitions

  • the present invention relates to display devices, and more specifically, to display devices such as active matrix types of liquid crystal display devices.
  • An active matrix type of liquid crystal display device includes a plurality of gate signal lines disposed to be extended in the x direction and to be juxtaposed in the y direction and a plurality of drain signal lines disposed to be extended in the y direction and to be juxtaposed in the x direction and these gate and drain signal lines are formed on a liquid-crystal-side surface of either one of substrates disposed in opposition to each other with a liquid crystal interposed therebetween. Areas each surrounded by adjacent ones of the gate signal lines and adjacent ones of the drain signal lines are formed as pixel areas, and the aggregation of these pixel areas is constructed as a liquid crystal display part.
  • Each of the pixel areas includes a thin film transistor to be driven by a scanning signal from a gate signal line formed on one side of the pixel area, and a pixel electrode to be supplied with a video signal via this thin film transistor from a drain signal line formed on another side of the pixel area.
  • This pixel electrode causes an electric field to be generated between the pixel electrode and a counter electrode formed on a liquid-crystal-side surface of either of the substrates, and the optical transmissivity of the liquid crystal of the corresponding pixel areas is controlled by the intensity of the electric field.
  • the conductive layers formed as different layers separated by the insulating film are electrically connected to each other through a contact hole formed in the insulating film.
  • the insulating film is made of multiple layers, the sidewall of the contact hole is difficult to form into a smooth shape, because of the difference in etching rate, film thickness or the like between the multiple layers, and contrivancees to overcome this difficulty need to be introduced. This is because in the case where connection is provided between the conductive layers through the contact hole, disconnection is easily formed in a conductive layer formed to reach the sidewall.
  • Patent Document 1 is JP-A-11-111990.
  • Patent Document 2 is JP-A-9-251996.
  • Patent Document 3 is JP-A-11-258634.
  • Patent Document 3 since the art is limited to the case where contact holes are formed in a stacked structure made of silicon oxide film and a silicon nitride film which satisfy particular conditions, there is the disadvantage that those may occur a case where this limitation becomes inappropriate in the formation of pixels of a display device.
  • the invention provides a display device in which contact holes each having a sidewall with an ideal tapered shape are formed in a structure in which a silicon oxide film, a silicon nitride film and a silicon oxide film are stacked in named order.
  • a display device includes: a first silicon oxide film; a silicon nitride film stacked on the first silicon oxide film; a second silicon oxide film stacked on the silicon nitride film; and a contact hole extended through at least three layers which include the first silicon oxide film, the silicon nitride film and the second silicon oxide film.
  • d2 and d3 denote, respectively, a film thickness of the silicon nitride film and a film thickness of the second silicon oxide film, the silicon nitride film and the second silicon oxide film are stacked to satisfy d2 ⁇ d3 and the contact hole is formed to have a tapered shape free of constrictions.
  • ⁇ 1, ⁇ 2 and ⁇ 3 denote, respectively, a taper angle of the first silicon oxide film, a taper angle of the silicon nitride film and a taper angle of the second silicon oxide film, the contact hole is formed to satisfy ⁇ 2 ⁇ 1 ⁇ 90° and ⁇ 2 ⁇ 3 ⁇ 90°.
  • a display device which is based on, for example, the construction mentioned above in (1) or (2), letting Er1, Er2 and Er3 denote, respectively, an etching rate of the first silicon oxide film, an etching rate of the silicon nitride film and an etching rate of the second silicon oxide film, the etching rates are selected to satisfy Er1 ⁇ Er3, Er2 ⁇ Er3 and Er2 ⁇ Er1.
  • a display device which is based on, for example, the construction mentioned above in (1) or (2), letting Er1, Er2 and Er3 denote, respectively, an etching rate of the first silicon oxide film, an etching rate of the silicon nitride film and an etching rate of the second silicon oxide film, the etching rates are selected to satisfy Er1 ⁇ Er3, Er2 ⁇ Er3 and Er2 ⁇ Er1.
  • the contact hole is formed by collectively wet-etching the first silicon oxide film, the silicon nitride film and the second silicon oxide film.
  • the first silicon oxide film is a gate insulating film of a thin film transistor
  • the silicon nitride film and the second silicon oxide film are interlayer insulating films
  • the contact hole is formed over each of source and drain regions of the thin film transistor.
  • a manufacturing method for a display device is, for example, a manufacturing method for a display device which includes a first silicon oxide film, a silicon nitride film stacked on the first silicon oxide film, a second silicon oxide film stacked on the silicon nitride film, and a contact hole extended through at least three layers which include the first silicon oxide film, the silicon nitride film and the second silicon oxide film, and letting d2 and d3 denote, respectively, a film thickness of the silicon nitride film and a film thickness of the second silicon oxide film, the silicon nitride film and the second silicon oxide film are stacked to satisfy d2 ⁇ d3, and the contact hole is formed to have a tapered shape free of constrictions by collectively wet-etching the first silicon oxide film, the silicon nitride film and the second silicon oxide film.
  • ⁇ 1, ⁇ 2 and ⁇ 3 denote, respectively, a taper angle of the first silicon oxide film, a taper angle of the silicon nitride film and a taper angle of the second silicon oxide film, the contact hole is formed to satisfy ⁇ 2 ⁇ 1 ⁇ 90° and ⁇ 2 ⁇ 3 ⁇ 90°.
  • FIG. 1 is a construction diagram showing one embodiment of the construction of a thin film transistor and neighboring portions in a display device according to the invention, and is also a cross-sectional view taken along line I-I of FIG. 3;
  • FIG. 2A and FIG. 2B are equivalent circuit diagrams showing one embodiment of the entire display device according to the invention.
  • FIG. 3 is a plan view showing one example of one of the pixels of the display device according to the invention.
  • FIG. 4 is a cross-sectional view showing a contact hole formed in a thin film transistor of the display device according to the invention.
  • FIG. 5 is a cross-sectional view showing one example of a contact hole formed in a thin film transistor of a display device to which the invention is not applied;
  • FIG. 6 is a cross-sectional view showing another embodiment of the construction of a thin film transistor and neighboring portions in a display device according to the invention.
  • FIG. 7 is a cross-sectional view showing one example of a contact hole which is formed at a signal supply terminal of a gate signal line when the thin film transistor shown in FIG. 6 is formed;
  • FIG. 8 is a cross-sectional view showing one example of a contact hole which is formed at a signal supply terminal of a drain signal line when the thin film transistor shown in FIG. 6 is formed.
  • FIG. 2A and FIG. 2B are equivalent circuit diagrams showing the first embodiment of a display device according to the invention, for example, a liquid crystal display device.
  • FIG. 2A and FIG. 2B are equivalent circuit diagram to correspond to an actual geometrical arrangement.
  • FIG. 2B is an enlargement of a part B of FIG. 2A.
  • FIG. 2 there are shown a pair of transparent substrates SUB 1 and SUB 2 which are disposed in opposition to each other with a liquid crystal interposed therebetween.
  • the liquid crystal is sealed by a sealing material SL which also serves to secure the transparent substrate SUB 1 to the transparent substrate SUB 2 .
  • Gate signal lines (scanning signal lines) GL and drain signal lines (video signal lines) DL are formed on a liquid-crystal-side surface of the transparent substrate SUB 1 surrounded by the sealing material SL.
  • the gate signal lines GL are disposed to be extended in the x direction and to be juxtaposed in the y direction as viewed in FIG. 2, while the drain signal lines DL are disposed to be extended in the y direction and to be juxtaposed in the x direction as viewed in FIG. 2A.
  • Areas each of which is surrounded by adjacent ones of the gate signal lines GL and adjacent ones of the drain signal lines DL constitute pixel areas, respectively, and a matrix-formed aggregation of these pixel areas constitutes a liquid crystal display part AR.
  • Capacitance signal lines CL each of which is common to pixel areas juxtaposed in one row in the x direction are formed to run through the pixel areas along the respective rows in the x direction.
  • Each of the capacitance signal lines CL is connected to one of the electrodes of a capacitance element Cstg (to be described later) of a respective one of the pixel areas, and for example, a predetermined level of voltage is applied to each of the capacitance signal lines CL.
  • thin film transistor TFT and a pixel electrode PX are formed in each of the pixel areas.
  • the thin film transistor TFT is operated by a scanning signal from a gate signal line GL formed on one side of the pixel area, and the pixel electrode PX is supplied with a video signal from a drain signal line DL formed-on another side of the pixel area, via the thin film transistor TFT.
  • the capacitance element Cstg is connected between the pixel electrode PX and the capacitance signal line CL. This capacitance element Cstg is provided for the purposes of storing a video signal supplied to the pixel electrode PX, for a comparatively long time.
  • the thin film transistor TFT has a semiconductor layer made of, for example, polycrystalline Si (p-Si).
  • the pixel electrode PX is arranged to generate an electric field between the pixel electrode PX and a counter electrode CT (not shown) which is formed on a liquid-crystal-side surface of the transparent substrate SUB 2 in common to each of the pixel areas, and the optical transmissivity of the liquid crystal is controlled by the electric field.
  • each of the gate signal lines GL is formed to be extended beyond the liquid crystal display part AR, and the extended end is connected to a scanning signal driver circuit V formed on the liquid-crystal-side surface of the transparent substrate SUB 1 .
  • This scanning signal driver circuit V is formed of a multiplicity of MIS (Metal Insulator Semiconductor) transistors, interconnection layers which interconnect these transistors, and the like.
  • each of the drain signal lines DL is formed to be extended beyond the liquid crystal display part AR, and the extended end is connected to a video signal driver circuit He which is formed on the liquid-crystal-side surface of the transparent substrate SUB 1 .
  • This video signal driver circuit He is also formed of a multiplicity of MIS transistors, interconnection layers which interconnect these transistors, and the like.
  • Each of the MIS transistors which constitute the scanning signal driver circuit V and the video signal driver circuit He has a semiconductor layer formed of a polycrystalline layer similarly to the semiconductor layer of the thin film transistor TFT in the respective pixel regions. Accordingly, it is common practice to perform the formation of the MIS transistors in parallel with the formation of the thin film transistors TFT.
  • the capacitance signal lines CL each of which is common to the pixel areas juxtaposed in one row in the x direction are connected to a common connection line, for example, at their right-hand ends as viewed in FIG. 2.
  • the connection line is formed to be extended beyond the sealing material SL, and constitutes a terminal CLT at its extended end.
  • Each one of the gate signal lines GL is sequentially selected by a scanning signal from the vertical scanning driver circuit V.
  • a video signal is supplied to each of the drain signal lines DL by the video signal driver circuit He in synchronism with the timing of selection of each one of the gate signal lines GL.
  • FIG. 3 is a plan view showing one example of one of the pixels in the pixel area
  • FIG. 1 is a cross-sectional view taken along line I-I of FIG. 3.
  • a structure in which a first undercoat layer UC 1 made of silicone nitride film and a second undercoat layer UC 2 made of silicon oxide film are stacked in named order is formed on the liquid-crystal-side surface of the transparent substrate SUB 1 by, for example, a plasma CVD method.
  • These undercoat layers UC 1 and UC 2 serve as a film for preventing impurities from penetrating the thin film transistors TFT (described later) from the transparent substrate SUB 1 .
  • a semiconductor layer SC is formed on the upper surface of the second undercoat layer UC 2 in a portion of the periphery of each of the pixel areas, for example, in the bottom left portion as viewed in FIG. 3.
  • This semiconductor layer SC is the semiconductor layer of the thin film transistor TFT, and is formed of, for example, a polysilicon layer.
  • This polysilicon layer is formed, for example, by crystallizing an amorphous silicon layer by laser annealing.
  • a first insulating layer GI made of, for example, silicon nitride film is formed to cover the semiconductor layer SC on the surface of the transparent substrate SUB 1 .
  • This first insulating layer GI has the function of a gate insulating film of the thin film transistor TFT.
  • a low concentration of, for example, phosphorus (P) is implanted into the semiconductor layer SC through the first insulating layer GI, whereby the semiconductor layer SC is formed into a low-concentration n-type semiconductor layer.
  • a gate signal line GL is formed on the surface of the first insulating layer GI, and this gate signal line GL has an extended portion formed to traverse the approximate center of the semiconductor layer SC.
  • This extended portion functions as a gate electrode GT of the thin film transistor TFT.
  • the gate signal line GL and the gate electrode GT are formed from a metal layer such as MoW. After the deposition of the metal layer, the metal layer is formed into the gate signal line GL and the gate electrode GT by being patterned by selective etching with a photolithography technique.
  • the process of implanting a high concentration of, for example, boron (B) by using the gate signal line GL and the gate electrode GT as a mask) is carried out.
  • This process is intended to form the semiconductor layer SC except a region immediately below the gate electrode GT into a high-concentration p-type region.
  • a drain region DP and a source region SP of the thin film transistor TFT are respectively formed in the semiconductor layer SC on the opposite sides of the gate electrode GT.
  • a second insulating layer IN made of, for example, silicon nitride film and a third insulating layer IL made of, for example, silicon oxide film are formed to cover the gate signal line GL and the gate electrode GT on the surface of the first insulating layer GI.
  • These insulating layers IN and IL are formed by, for example, a plasma CVD method, and the second insulating layer IN is formed to a thickness of 50-200 nm, for example, 50 nm, while the third insulating layer IL is formed to a thickness of 400 - 500 nm.
  • the second insulating layer IN is formed by a plasma CVD method at not higher than 400° C., and is deposited under the deposition condition that there are no absorption edges in the visible region, and the amount of hydrogen contained in the layer IN is 2E21 to 2E22 atoms/cm 3 . It is to be noted that during manufacturing, after the formation of these insulating layers IN and IL, about 1 hour of heat treatment is performed at a temperature of 400 to 500° C., for example, 400° C., thereby performing activation of the impurities in the semiconductor layer SC and hydrogen termination thereof at the same time.
  • the drain signal line DL is formed on the surface of the third insulating layer IL, and a portion of the drain signal line DL is connected to the drain region DP of the thin film transistor TFT through a contact hole TH 1 formed to extend through the third insulating layer IL, the underlying second insulating layer IN, and the further underlying first insulating layer GI. Accordingly, the connection portion of the drain signal line DL that is connected to the drain region DP also serves as the drain electrode of the thin film transistor TFT.
  • a source electrode SD which is formed at the same time that the drain signal line DL is formed and which is connected to the source region SP of the thin film transistor TFT is formed on the surface of the third insulating layer IL.
  • the source electrode SD is connected to the source region SP of the thin film transistor TFT through a contact hole TH 2 formed to extend through the third insulating layer IL, the underlying second insulating layer IN, and the further underlying first insulating layer GI.
  • This source electrode SD is electrically connected to the pixel electrode PX which will be described later.
  • Each of the contact holes TH 1 and TH 2 has the cross-sectional shape shown in FIG. 4.
  • each of the contact holes TH 1 and TH 2 has a sidewall formed to make an angle (taper angle) of ⁇ 1 ( ⁇ 90°) with the surface of the semiconductor layer SC;
  • each of the contact holes TH 1 and TH 2 has a sidewall formed to make an angle (taper angle) of ⁇ 2 ( ⁇ 90°) with the surface of the first insulating layer GI;
  • each of the contact holes TH 1 and TH 2 has a sidewall formed to make an angle (taper angle) of ⁇ 3 ( ⁇ 90°) withthesurfaceofthesecondinsulatinglayerIN.
  • d1, d2 and d3 denote, respectively, the film thickness of the first insulating layer GI, the film thickness of the second insulating layer IN and the film thickness of the third insulating layer IL, these film thicknesses satisfy the relationship of d2 ⁇ d1 ⁇ d3, at least d2 ⁇ d3.
  • the formation of the contact holes TH 1 and TH 2 is performed by wet etching using buffered hydrofluoric acid (BHF).
  • BHF buffered hydrofluoric acid
  • the silicon oxide film made of the third insulating layer IL and the first insulating layer GI is etched at an etching rate of 10-30 nm/s.
  • the silicon nitride film of the second insulating layer IN is formed by a plasma CVD method at not higher than 400° C. as mentioned above, and is deposited under the deposition condition that there are no absorption edges in the visible region, and the amount of hydrogen contained in the silicon nitride film is 2E21 to 2E22 atoms/cm 3 .
  • This second insulating layer IN can be etched at a practical rate, and its etching rate is 3-10 nm/s.
  • the contact holes TH 1 and TH 2 are to be formed by dry etching, the following disadvantages arise. Namely, in the silicon oxide film, made of the third insulating layer IL and the first insulating layer GI, since etching proceeds under ion irradiation, dry etching in a so-called RIE mode becomes necessary, so that the taper angle of the sidewall of the third insulating layer IL becomes 90-80°.
  • the wall surfaces of the silicon nitride film, made of the second insulating layer IN are etched inwardly to a great extent with respect to the wall surfaces of the first insulating layer GI and the third insulating layer IL as shown in FIG. 5, so that a so-called undercut (which is a phenomenon herein called “constriction”) easily occurs.
  • a so-called undercut which is a phenomenon herein called “constriction”
  • the silicon nitride film has the nature of being etchable even without ion irradiation.
  • highly selective drying etching becomes necessary to the underling semiconductor layer SC.
  • a protective layer PAS made of, for example, an organic material is formed to cover the drain signal line DL and the source electrode SD on the surface of the transparent substrate SUB 1 on which the drain signal line DL and the source electrode SD are formed in the above-described manner as shown in FIG. 1.
  • the reasonwhyanorganicmaterial is usedfortheprotective layer PAS is to lower the dielectric constant of the protective layer PAS itself and reduce a parasitic capacitance which occurs between the pixel electrode PX (to be described later) formed on the upper surface of the protective layer PAS and the drain signal line DL formed under the protective layer PAS.
  • Acontact hole TH 3 is formed in the protective layer PAS by exposure development, and a portion of the source electrode SD is exposed in the contact hole TH 3 .
  • the pixel electrode PX is formed on the upper surface of the protective layer PAS.
  • the pixel electrode PX is made of an optically transmissive conductive layer of ITO (Indium Tin Oxide), ITZO (IndiumTin Zinc Oxide), IZO (IndiumZinc Oxide), SnO 2 (Tin Oxide), In 2 O 3 (Indium Oxide) or the like, and is formed to cover the greater part of the pixel.
  • the periphery of the pixel electrode PX may also be formed to be superposed on the drain signal line DL or the gate signal line GL. This is because the protective layer PAS interposed between the pixel electrode PX and the drain signal line DL and the gate signal line GL is made of a material of low dielectric constant.
  • the contact holes TH 1 and TH 2 of the thin film transistor TFT are formed to have smooth taper angles free of so-called constrictions.
  • the contact holes TH 1 and TH 2 are formed to extend through the structure in which the silicone oxide film, the silicon nitride film and the silicon oxide film are stacked in named order, whereby, for example, damaged due to the difference between their etching rates can be solved.
  • the contact holes TH 1 and TH 2 when the contact holes TH 1 and TH 2 are to be collectively wet-etched to extend through at least three layers which include a first silicon oxide film, a silicon nitride film stacked on the first silicon oxide film, andasecondoxide filmstackedon the siliconnitride film, the contact holes TH 1 and TH 2 each having a tapered shape free of constrictions can be formed by collectively wet-etching the silicon nitride film and the second silicon oxide film under the film-thickness condition of d2 ⁇ d3, where d2 indicates the film thickness of the silicon nitride film and d3 indicates the film thickness of the second silicon oxide film.
  • the silicon nitride film is formed to recede from the first and second silicon oxide films which respectively underlies and over lies the silicon nitride film.
  • This receding shape is one example of what is herein called a constricted shape.
  • the etching rate of silicon nitride film is smaller than the etching rate of silicon oxide film (namely, the former etching rate is slow). Accordingly, letting Er1, Er2 and Er3 denote, respectively, the etching rate of the first silicon oxide film, the etching rate of the silicon nitride film and the etching rate of the second silicon oxide film, these etching rates are selected to satisfy the relationships of Er2 ⁇ Er3 and Er2 ⁇ Er1.
  • the etching time of the silicon nitride film can be made short, whereby the first and second silicon oxide films that respectively underlie and overlie the silicon nitride film are prevented from being overetched and the contact holes TH 1 and TH 2 each having a tapered shape free of constrictions can be formed.
  • ⁇ 1, ⁇ 2 and ⁇ 3 denote, respectively, the taper angle of the first silicon oxide film, the taper angle of the silicon nitride film and the taper angle of the second silicon oxide film, these taper angles are selected to satisfy the relationships of ⁇ 2 ⁇ 1 ⁇ 90° and ⁇ 2 ⁇ 3>90°.
  • the relationship between the etching rates of the first and second silicon oxide films is more preferably Er1 ⁇ Er3 so that ideal taper shapes can be realized, but Er1 ⁇ Er3 may also be preferable.
  • any of the MIS transistors adapts approximately the same construction as the thin film transistor TFT formed in each of the pixel areas and is formed in parallel with the thin film transistor TFT. Namely, when the semiconductor layers SC and the like of the thin film transistors TFT are formed, the semiconductor layers of the MIS transistors are also formed, and when the first insulating layer GI is to be formed, the first insulating layer GI is formed to cover not only the area of the liquid crystal display part AR but also the areas in which the scanning signal driver circuit V and the video signal driver circuit He are respectively formed.
  • the thin film transistor TFT of the above-described embodiment is generally called a top gate type in which the gate electrode GT is formed on the top side of the semiconductor layer SC.
  • a so-called bottom gate type in which the gate electrode GT is formed on the bottom side of the semiconductor layer SC can also be used as another construction of the thin film transistor TFT.
  • Embodiment 1 can be applied to, for example, a contact hole in which a portion of a signal supply terminal of the gate signal line GL formed integrally with the gate electrode GT is exposed.
  • the contact hole of the signal supply terminal of the gate signal line GL can be formed to have the same construction as the contact holes TH 1 and TH 2 of the thin film transistor TFT mentioned above in the description of Embodiment 1.
  • FIG. 6 is a view corresponding to FIG. 1, showing a bottom gate type of thin film transistor which is formed in each pixel of the liquid crystal display device.
  • the gate electrode GT is formed on the liquid-crystal-side surface of the transparent substrate SUB 1 , and this gate electrode GT is formed integrally with the gate signal line GL.
  • a structure in which the undercoat layer UC 1 made of silicone nitride film and the undercoat layer UC 2 made of silicon oxide film are stacked in named order is formed to cover the gate electrode GT and the gate signal line GL on the liquid-crystal-side surface of the transparent substrate SUB 1 by, for example, a plasma CVD method.
  • These undercoat layers UC 1 and UC 2 have the function of preventing impurities from penetrating the thin film transistors TFT (to be described later) from the transparent substrate SUB 1 , and also have the function of a gate insulating film of the thin film transistor TFT.
  • the semiconductor layer SC is formed on the upper surface of the second undercoat layer UC 2 in an area in which the thin film transistor TFT is formed.
  • This semiconductor layer SC is made of, for example, a polysilicon layer, and is formed to traverse the gate electrode GT.
  • This polysilicon layer is formed, for example, by crystallizing an amorphous silicon layer by laser annealing.
  • the first insulating layer GI made of, for example, silicon oxide film is formed on the upper surface of the portion of the semiconductor layer SC which is traversed by the gate electrode GT.
  • This first insulating layer GI is made to function as a mask for the doping of the semiconductor layer SC with impurities.
  • the semiconductor layer SC can be formed as, for example, high-concentration n-type impurity layers in areas except an area immediately above the gate electrode GT.
  • the second insulating layer IN made of, for example, silicon nitride film and the third insulating layer IL made of, for example, silicon oxide film are formed to cover the semiconductor layer SC and the first insulating layer GI on the surface of the transparent substrate SUB 1 .
  • These insulating layers IN and IL are formed by, for example, a plasma CVD method, and the second insulating layer IN is formed to a thickness of 50-200 nm, for example, 50 nm, while the third insulating layer IL is formed to a thickness of 400-500 nm.
  • the second insulating layer IN is formed by a plasma CVD method at not higher than 400° C., and is deposited under the deposition condition that there are no absorption edges in the visible region, and the amount of hydrogen contained in the layer IN is 2E21 to 2E22 atoms/cm 3 . It is to be noted that during manufacturing, after the formation of these insulating layers IN and IL, about 1 hour of heat treatment is performed at a temperature of 400 to 500° C., for example, 400° C., thereby performing activation of the impurities in the semiconductor layer SC and hydrogen termination thereof at the same time.
  • the drain signal line DL is formed on the surface of the third insulating layer IL, and a portion of the drain signal line DL is connected to the drain region DP of the thin film transistor TFT through the contact hole TH 1 formed to extend through the third insulating layer IL and the underlying second insulating layer IN.
  • the source electrode SD which is formed at the same time that the drain signal line DL is formed and which is connected to the source region SP of the thin film transistor TFT is formed on the surface of the third insulating layer IL. In this case as well, the source electrode SD is connected to the source region SP of the thin film transistor TFT through the contact hole TH 2 formed to extend through the third insulating layer IL and the underlying second insulating layer IN. This source electrode SD is electrically connected to the pixel electrode PX which will be described later.
  • the protective layer PAS made of, for example, an organic material is formed to cover the drain signal line DL and the source electrode SD on the surface of the transparent substrate SUB 1 on which the drain signal line DL and the source electrode SD are formed in the above-described manner.
  • the pixel electrode PX is formed on the upper surface of the protective layer PAS.
  • the pixel electrode PX is made of an optically transmissive conductive layer of ITO (Indium Tin Oxide) or the like, and is formed to cover the greater part of the pixel.
  • a contact hole in which a portion of a signal supply terminal of the gate signal line GL is exposed is formed as shown in FIG. 7.
  • the first undercoat layer UC 1 , the second undercoat layer UC 2 , the second insulating layer IN, and the third insulating layer IL are stacked in named order on the upper surface of the gate signal line GL, and a contact hole TH 5 having a sidewall with a smooth slope is formed to extend through the stacked layers.
  • This contact hole TH 5 is formed at the same time as, for example, the thin film transistor TFT, and FIG. 7 shows the construction of the contact hole TH 5 and a manufacturing method therefor.
  • the contact hole TH 5 has the cross-sectional shape shown in FIG. 7.
  • the contact hole TH 5 has a sidewall formed to make an angle (taper angle) of ⁇ 1 ( ⁇ 90°) with the surface of the first undercoat layer UC 1 ; in the second insulating layer IN, the contact hole TH 5 has a sidewall formed to make an angle (taper angle) of ⁇ 2 ( ⁇ 90°) with the surface of the first insulating layer GI; and in the third insulating layer IL, the contact hole TH 5 has a sidewall formed to make an angle (taper angle) of ⁇ 3 ( ⁇ 90°) with the surface of the second insulating layer IN.
  • These angles are selected to satisfy the relationships of ⁇ 2 ⁇ 1 ⁇ 90° and ⁇ 2 ⁇ 3 ⁇ 90®.
  • d1, d2 and d3 denote, respectively, the film thickness of the silicon oxide film of the second undercoat layer UC 2 , the film thickness of the second insulating layer IN and the film thickness of the third insulating layer IL, these film thicknesses satisfy the relationship of d2 ⁇ d1 ⁇ d3, at least d2 ⁇ d3.
  • the formation of the contact hole TH 5 is performed, for example, by wet etching using buffered hydrofluoric acid (BHF).
  • BHF buffered hydrofluoric acid
  • the silicon oxide film made of the third insulating layer IL and the second undercoat layer UC 2 is etched at an etching rate of 10-30 nm/s.
  • the silicon nitride film made of the second insulating layer IN is formed by a plasma CVD method at not higher than 400° C. as mentioned above, and is deposited under the deposition condition that there are no absorption edges in the visible region, and the amount of hydrogen contained in the silicon nitride film is 2E21 to 2E22 atoms/cm 3 .
  • This second insulating layer IN can be etched at a practical rate, and its etching rate is 3-10 nm/s.
  • FIG. 8 is a view showing a cross section of a contact hole TH 6 in which a portion of the signal supply terminal of the drain signal line DL is exposed.
  • the sidewall of the contact hole TH 6 is formed to have a smooth slope.
  • one electrode, a luminescent material layer and the other electrode are stacked in each of its pixels, and when a current is made to flow in the luminescent material layer, the corresponding one of the pixels emits light according to the value of the current.
  • Each of the pixels is provided with a thin film transistor for controlling its light emission according to a video signal.
  • contact holes are formed in a structure in which a silicon oxide film, a silicon nitride film and a silicon oxide film are stacked in named order in its pixels or peripheral circuits (for example, a driver circuit).

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Liquid Crystal (AREA)
  • Thin Film Transistor (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

A display device in which contact holes each having a sidewall with an ideal tapered shape are formed in a structure in which a silicon oxide film, a silicon nitride film and a silicon oxide film are stacked in named order. The display device includes a first silicon oxide film, a silicon nitride film stacked on the first silicon oxide film, a second silicon oxide film stacked on the silicon nitride film, and a contact hole extended through at least three layers which include the first silicon oxide film, the silicon nitride film and the second silicon oxide film. In the display device, letting d2 and d3 denote, respectively, a film thickness of the silicon nitride film and a film thickness of the second silicon oxide film, these films are stacked to satisfy d2<d3 and the contact hole is formed to have a tapered shape free of constrictions.

Description

  • The present application claims priority from Japanese application JP2003-173062 filed on Jun. 18, 2003, the content of which is hereby incorporated by reference into this application. [0001]
    • BACKGROUND OF THE INVENTION
  • The present invention relates to display devices, and more specifically, to display devices such as active matrix types of liquid crystal display devices. [0002]
  • An active matrix type of liquid crystal display device includes a plurality of gate signal lines disposed to be extended in the x direction and to be juxtaposed in the y direction and a plurality of drain signal lines disposed to be extended in the y direction and to be juxtaposed in the x direction and these gate and drain signal lines are formed on a liquid-crystal-side surface of either one of substrates disposed in opposition to each other with a liquid crystal interposed therebetween. Areas each surrounded by adjacent ones of the gate signal lines and adjacent ones of the drain signal lines are formed as pixel areas, and the aggregation of these pixel areas is constructed as a liquid crystal display part. [0003]
  • Each of the pixel areas includes a thin film transistor to be driven by a scanning signal from a gate signal line formed on one side of the pixel area, and a pixel electrode to be supplied with a video signal via this thin film transistor from a drain signal line formed on another side of the pixel area. [0004]
  • This pixel electrode causes an electric field to be generated between the pixel electrode and a counter electrode formed on a liquid-crystal-side surface of either of the substrates, and the optical transmissivity of the liquid crystal of the corresponding pixel areas is controlled by the intensity of the electric field. [0005]
  • The above-mentioned signal lines, thin film transistors, electrodes and the like are micromachined by selectively etching stacked conductive layers, an insulating layer, a semiconductor layer or the like by so-called photolithography techniques. [0006]
  • In this case, it is common practice that the conductive layers formed as different layers separated by the insulating film are electrically connected to each other through a contact hole formed in the insulating film. However if the insulating film is made of multiple layers, the sidewall of the contact hole is difficult to form into a smooth shape, because of the difference in etching rate, film thickness or the like between the multiple layers, and contrivancees to overcome this difficulty need to be introduced. This is because in the case where connection is provided between the conductive layers through the contact hole, disconnection is easily formed in a conductive layer formed to reach the sidewall. [0007]
  • As one example, it is known that there is an art which is applicable to a thin film transistor having a so-called top gate structure and performs tapering of contact holes for forming electrodes of the thin film transistor, by wet etching, when the contact holes are formed in a structure in which a silicon oxide film, a silicon nitride film and a silicon oxide film are stacked in named order (refer to Patent Document 1). [0008]
  • As another example, it is known that there is an art which individually selects the materials of multiple insulating films which form a contact hole, so that the etching rates of the respective insulating films increase stepwise or continuously from the bottom layer toward the top layer (refer to Patent Document 2). [0009]
  • As yet another example, it is known that there is an art which forms contact holes in a stacked structure made of silicon oxide film and silicon nitride film through one etching process (refer to Patent Document 3). [0010]
  • Patent Document 1 is JP-A-11-111990. [0011]
  • Patent Document 2 is JP-A-9-251996. [0012]
  • Patent Document 3 is JP-A-11-258634. [0013]
    • SUMMARY OF THE INVENTION
  • However, in the case of Patent Document 1, since the silicon nitride film formed as an intermediate layer of the multiple insulating films is formed to have a comparatively large film thickness, the sidewall surfaces of the contact holes are not formed into ideal tapered shapes, so that there is still much room for improvement. [0014]
  • In the case of Document 2, since the kinds of materials of the multiple insulating films are restricted, there is the disadvantage that there may occur a case where some of the materials are inappropriate in the formation of pixels of a display device. [0015]
  • In the case of Patent Document 3, since the art is limited to the case where contact holes are formed in a stacked structure made of silicon oxide film and a silicon nitride film which satisfy particular conditions, there is the disadvantage that those may occur a case where this limitation becomes inappropriate in the formation of pixels of a display device. [0016]
  • The invention provides a display device in which contact holes each having a sidewall with an ideal tapered shape are formed in a structure in which a silicon oxide film, a silicon nitride film and a silicon oxide film are stacked in named order. [0017]
  • Representative aspects of the invention disclosed in the present application will be described below in brief. [0018]
  • (1) A display device according to the invention, for example, includes: a first silicon oxide film; a silicon nitride film stacked on the first silicon oxide film; a second silicon oxide film stacked on the silicon nitride film; and a contact hole extended through at least three layers which include the first silicon oxide film, the silicon nitride film and the second silicon oxide film. Letting d2 and d3 denote, respectively, a film thickness of the silicon nitride film and a film thickness of the second silicon oxide film, the silicon nitride film and the second silicon oxide film are stacked to satisfy d2<d3 and the contact hole is formed to have a tapered shape free of constrictions. [0019]
  • (2) In a display device according to the invention, which is based on, for example, the construction mentioned above in (1), letting θ1, θ2 and θ3 denote, respectively, a taper angle of the first silicon oxide film, a taper angle of the silicon nitride film and a taper angle of the second silicon oxide film, the contact hole is formed to satisfy θ2<θ1<90° and θ2<θ3<90°. [0020]
  • (3) In a display device according to the invention, which is based on, for example, the construction mentioned above in (1) or (2), letting Er1, Er2 and Er3 denote, respectively, an etching rate of the first silicon oxide film, an etching rate of the silicon nitride film and an etching rate of the second silicon oxide film, the etching rates are selected to satisfy Er1<Er3, Er2<Er3 and Er2<Er1. [0021]
  • (4) In a display device according to the invention, which is based on, for example, the construction mentioned above in (1) or (2), letting Er1, Er2 and Er3 denote, respectively, an etching rate of the first silicon oxide film, an etching rate of the silicon nitride film and an etching rate of the second silicon oxide film, the etching rates are selected to satisfy Er1≧Er3, Er2<Er3 and Er2<Er1. [0022]
  • (5) In a display device according to the invention, which is based on, for example, the construction mentioned above in any of claims [0023] 1 to 4, the contact hole is formed by collectively wet-etching the first silicon oxide film, the silicon nitride film and the second silicon oxide film.
  • (6) In a display device according to the invention, which is based on, for example, the construction mentioned above in any of claims [0024] 1 to 5, the first silicon oxide film is a gate insulating film of a thin film transistor, the silicon nitride film and the second silicon oxide film are interlayer insulating films, and the contact hole is formed over each of source and drain regions of the thin film transistor.
  • (7) A manufacturing method for a display device according to the invention is, for example, a manufacturing method for a display device which includes a first silicon oxide film, a silicon nitride film stacked on the first silicon oxide film, a second silicon oxide film stacked on the silicon nitride film, and a contact hole extended through at least three layers which include the first silicon oxide film, the silicon nitride film and the second silicon oxide film, and letting d2 and d3 denote, respectively, a film thickness of the silicon nitride film and a film thickness of the second silicon oxide film, the silicon nitride film and the second silicon oxide film are stacked to satisfy d2<d3, and the contact hole is formed to have a tapered shape free of constrictions by collectively wet-etching the first silicon oxide film, the silicon nitride film and the second silicon oxide film. [0025]
  • (8) In a manufacturing method for the display device according to the invention, which is based one for example, the construction mentioned above in (7), letting θ1, θ2 and θ3 denote, respectively, a taper angle of the first silicon oxide film, a taper angle of the silicon nitride film and a taper angle of the second silicon oxide film, the contact hole is formed to satisfy θ2<θ1<90° and θ2<θ3<90°. [0026]
  • (9) In a manufacturing method for the display device according to the invention, which is based on, for example, the construction mentioned above in claim [0027] 7 or 8, letting Er1, Er2 and Er3 denote, respectively, an etching rate of the first silicon oxide film, an etching rate of the silicon nitride film and an etching rate of the second silicon oxide film, the etching rates are selected to satisfy Er1<Er3, Er2<Er3 and Er2<Er1.
  • (10) In a manufacturing method for the display device according to the invention, which is based on, for example, the construction mentioned above in claim [0028] 7 or 8, letting Er1, Er2 and Er3 denote, respectively, an etching rate of the first silicon oxide film, an etching rate of the silicon nitride film and an etching rate of these second silicon oxide film, the etching rates are selected to satisfy Er1≧Er3, Er2<Er3 and Er2<Er1.
  • It is to be noted that the invention is not limited to any of the above-mentioned constructions and can be modified in various manners without departing from the technical ideas of the invention.[0029]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a construction diagram showing one embodiment of the construction of a thin film transistor and neighboring portions in a display device according to the invention, and is also a cross-sectional view taken along line I-I of FIG. 3; [0030]
  • FIG. 2A and FIG. 2B are equivalent circuit diagrams showing one embodiment of the entire display device according to the invention; [0031]
  • FIG. 3 is a plan view showing one example of one of the pixels of the display device according to the invention; [0032]
  • FIG. 4 is a cross-sectional view showing a contact hole formed in a thin film transistor of the display device according to the invention; [0033]
  • FIG. 5 is a cross-sectional view showing one example of a contact hole formed in a thin film transistor of a display device to which the invention is not applied; [0034]
  • FIG. 6 is a cross-sectional view showing another embodiment of the construction of a thin film transistor and neighboring portions in a display device according to the invention; [0035]
  • FIG. 7 is a cross-sectional view showing one example of a contact hole which is formed at a signal supply terminal of a gate signal line when the thin film transistor shown in FIG. 6 is formed; and [0036]
  • FIG. 8 is a cross-sectional view showing one example of a contact hole which is formed at a signal supply terminal of a drain signal line when the thin film transistor shown in FIG. 6 is formed.[0037]
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Embodiments of a display device according to the invention will be described below with reference to the accompanying drawings. [0038]
  • Embodiment 1. [0039]
  • <<Equivalent Circuit of Entire Display Device>>[0040]
  • FIG. 2A and FIG. 2B are equivalent circuit diagrams showing the first embodiment of a display device according to the invention, for example, a liquid crystal display device. FIG. 2A and FIG. 2B are equivalent circuit diagram to correspond to an actual geometrical arrangement. FIG. 2B is an enlargement of a part B of FIG. 2A. [0041]
  • In FIG. 2, there are shown a pair of transparent substrates SUB[0042] 1 and SUB2 which are disposed in opposition to each other with a liquid crystal interposed therebetween. The liquid crystal is sealed by a sealing material SL which also serves to secure the transparent substrate SUB1 to the transparent substrate SUB2.
  • Gate signal lines (scanning signal lines) GL and drain signal lines (video signal lines) DL are formed on a liquid-crystal-side surface of the transparent substrate SUB[0043] 1 surrounded by the sealing material SL. The gate signal lines GL are disposed to be extended in the x direction and to be juxtaposed in the y direction as viewed in FIG. 2, while the drain signal lines DL are disposed to be extended in the y direction and to be juxtaposed in the x direction as viewed in FIG. 2A.
  • Areas each of which is surrounded by adjacent ones of the gate signal lines GL and adjacent ones of the drain signal lines DL constitute pixel areas, respectively, and a matrix-formed aggregation of these pixel areas constitutes a liquid crystal display part AR. [0044]
  • Capacitance signal lines CL each of which is common to pixel areas juxtaposed in one row in the x direction are formed to run through the pixel areas along the respective rows in the x direction. Each of the capacitance signal lines CL is connected to one of the electrodes of a capacitance element Cstg (to be described later) of a respective one of the pixel areas, and for example, a predetermined level of voltage is applied to each of the capacitance signal lines CL. [0045]
  • As shown in FIG. 2, thin film transistor TFT and a pixel electrode PX are formed in each of the pixel areas. The thin film transistor TFT is operated by a scanning signal from a gate signal line GL formed on one side of the pixel area, and the pixel electrode PX is supplied with a video signal from a drain signal line DL formed-on another side of the pixel area, via the thin film transistor TFT. The capacitance element Cstg is connected between the pixel electrode PX and the capacitance signal line CL. This capacitance element Cstg is provided for the purposes of storing a video signal supplied to the pixel electrode PX, for a comparatively long time. [0046]
  • The thin film transistor TFT has a semiconductor layer made of, for example, polycrystalline Si (p-Si). [0047]
  • The pixel electrode PX is arranged to generate an electric field between the pixel electrode PX and a counter electrode CT (not shown) which is formed on a liquid-crystal-side surface of the transparent substrate SUB[0048] 2 in common to each of the pixel areas, and the optical transmissivity of the liquid crystal is controlled by the electric field.
  • One end of each of the gate signal lines GL is formed to be extended beyond the liquid crystal display part AR, and the extended end is connected to a scanning signal driver circuit V formed on the liquid-crystal-side surface of the transparent substrate SUB[0049] 1. This scanning signal driver circuit V is formed of a multiplicity of MIS (Metal Insulator Semiconductor) transistors, interconnection layers which interconnect these transistors, and the like.
  • Similarly, one end of each of the drain signal lines DL is formed to be extended beyond the liquid crystal display part AR, and the extended end is connected to a video signal driver circuit He which is formed on the liquid-crystal-side surface of the transparent substrate SUB[0050] 1. This video signal driver circuit He is also formed of a multiplicity of MIS transistors, interconnection layers which interconnect these transistors, and the like.
  • Each of the MIS transistors which constitute the scanning signal driver circuit V and the video signal driver circuit He has a semiconductor layer formed of a polycrystalline layer similarly to the semiconductor layer of the thin film transistor TFT in the respective pixel regions. Accordingly, it is common practice to perform the formation of the MIS transistors in parallel with the formation of the thin film transistors TFT. [0051]
  • The capacitance signal lines CL each of which is common to the pixel areas juxtaposed in one row in the x direction are connected to a common connection line, for example, at their right-hand ends as viewed in FIG. 2. The connection line is formed to be extended beyond the sealing material SL, and constitutes a terminal CLT at its extended end. [0052]
  • Each one of the gate signal lines GL is sequentially selected by a scanning signal from the vertical scanning driver circuit V. [0053]
  • In addition, a video signal is supplied to each of the drain signal lines DL by the video signal driver circuit He in synchronism with the timing of selection of each one of the gate signal lines GL. [0054]
  • <<Construction of Pixel>>[0055]
  • FIG. 3 is a plan view showing one example of one of the pixels in the pixel area, and FIG. 1 is a cross-sectional view taken along line I-I of FIG. 3. [0056]
  • As shown in FIG. 1, a structure in which a first undercoat layer UC[0057] 1 made of silicone nitride film and a second undercoat layer UC2 made of silicon oxide film are stacked in named order is formed on the liquid-crystal-side surface of the transparent substrate SUB1 by, for example, a plasma CVD method. These undercoat layers UC1 and UC2 serve as a film for preventing impurities from penetrating the thin film transistors TFT (described later) from the transparent substrate SUB1.
  • A semiconductor layer SC is formed on the upper surface of the second undercoat layer UC[0058] 2 in a portion of the periphery of each of the pixel areas, for example, in the bottom left portion as viewed in FIG. 3. This semiconductor layer SC is the semiconductor layer of the thin film transistor TFT, and is formed of, for example, a polysilicon layer. This polysilicon layer is formed, for example, by crystallizing an amorphous silicon layer by laser annealing.
  • A first insulating layer GI made of, for example, silicon nitride film is formed to cover the semiconductor layer SC on the surface of the transparent substrate SUB[0059] 1. This first insulating layer GI has the function of a gate insulating film of the thin film transistor TFT. During manufacturing, after the formation of the first insulating layer GI, a low concentration of, for example, phosphorus (P) is implanted into the semiconductor layer SC through the first insulating layer GI, whereby the semiconductor layer SC is formed into a low-concentration n-type semiconductor layer.
  • As shown in FIGS. 1 and 3, a gate signal line GL is formed on the surface of the first insulating layer GI, and this gate signal line GL has an extended portion formed to traverse the approximate center of the semiconductor layer SC. This extended portion functions as a gate electrode GT of the thin film transistor TFT. The gate signal line GL and the gate electrode GT are formed from a metal layer such as MoW. After the deposition of the metal layer, the metal layer is formed into the gate signal line GL and the gate electrode GT by being patterned by selective etching with a photolithography technique. [0060]
  • During manufacturing, after the formation of the gate signal line GL and the gate electrode GT, the process of implanting a high concentration of, for example, boron (B) by using the gate signal line GL and the gate electrode GT as a mask) is carried out. This process is intended to form the semiconductor layer SC except a region immediately below the gate electrode GT into a high-concentration p-type region. In this manner, a drain region DP and a source region SP of the thin film transistor TFT are respectively formed in the semiconductor layer SC on the opposite sides of the gate electrode GT. [0061]
  • A second insulating layer IN made of, for example, silicon nitride film and a third insulating layer IL made of, for example, silicon oxide film are formed to cover the gate signal line GL and the gate electrode GT on the surface of the first insulating layer GI. These insulating layers IN and IL are formed by, for example, a plasma CVD method, and the second insulating layer IN is formed to a thickness of 50-200 nm, for example, 50 nm, while the third insulating layer IL is formed to a thickness of [0062] 400-500 nm. The second insulating layer IN is formed by a plasma CVD method at not higher than 400° C., and is deposited under the deposition condition that there are no absorption edges in the visible region, and the amount of hydrogen contained in the layer IN is 2E21 to 2E22 atoms/cm3. It is to be noted that during manufacturing, after the formation of these insulating layers IN and IL, about 1 hour of heat treatment is performed at a temperature of 400 to 500° C., for example, 400° C., thereby performing activation of the impurities in the semiconductor layer SC and hydrogen termination thereof at the same time.
  • Then, the drain signal line DL is formed on the surface of the third insulating layer IL, and a portion of the drain signal line DL is connected to the drain region DP of the thin film transistor TFT through a contact hole TH[0063] 1 formed to extend through the third insulating layer IL, the underlying second insulating layer IN, and the further underlying first insulating layer GI. Accordingly, the connection portion of the drain signal line DL that is connected to the drain region DP also serves as the drain electrode of the thin film transistor TFT.
  • A source electrode SD which is formed at the same time that the drain signal line DL is formed and which is connected to the source region SP of the thin film transistor TFT is formed on the surface of the third insulating layer IL. In this case as well, the source electrode SD is connected to the source region SP of the thin film transistor TFT through a contact hole TH[0064] 2 formed to extend through the third insulating layer IL, the underlying second insulating layer IN, and the further underlying first insulating layer GI. This source electrode SD is electrically connected to the pixel electrode PX which will be described later.
  • Each of the contact holes TH[0065] 1 and TH2 has the cross-sectional shape shown in FIG. 4. In the first insulating layer GI, each of the contact holes TH1 and TH2 has a sidewall formed to make an angle (taper angle) of θ1 (<90°) with the surface of the semiconductor layer SC; in the second insulating layer IN, each of the contact holes TH1 and TH2 has a sidewall formed to make an angle (taper angle) of θ2 (<90°) with the surface of the first insulating layer GI; and in the third insulating layer IL, each of the contact holes TH1 and TH2 has a sidewall formed to make an angle (taper angle) of θ3 (<90°) withthesurfaceofthesecondinsulatinglayerIN. Theseangles are selected to satisfy the relationships of θ2<θ4<90° and θ2<θ3<90°.
  • In addition, letting d1, d2 and d3 denote, respectively, the film thickness of the first insulating layer GI, the film thickness of the second insulating layer IN and the film thickness of the third insulating layer IL, these film thicknesses satisfy the relationship of d2<d1<d3, at least d2<d3. [0066]
  • The formation of the contact holes TH[0067] 1 and TH2 is performed by wet etching using buffered hydrofluoric acid (BHF). At this time, the silicon oxide film made of the third insulating layer IL and the first insulating layer GI is etched at an etching rate of 10-30 nm/s. The silicon nitride film of the second insulating layer IN is formed by a plasma CVD method at not higher than 400° C. as mentioned above, and is deposited under the deposition condition that there are no absorption edges in the visible region, and the amount of hydrogen contained in the silicon nitride film is 2E21 to 2E22 atoms/cm3. This second insulating layer IN can be etched at a practical rate, and its etching rate is 3-10 nm/s.
  • Incidentally, when the contact holes TH[0068] 1 and TH2 are to be formed by dry etching, the following disadvantages arise. Namely, in the silicon oxide film, made of the third insulating layer IL and the first insulating layer GI, since etching proceeds under ion irradiation, dry etching in a so-called RIE mode becomes necessary, so that the taper angle of the sidewall of the third insulating layer IL becomes 90-80°. In addition, although a PFC gas such as CF4 is used as a gas for etching, the wall surfaces of the silicon nitride film, made of the second insulating layer IN are etched inwardly to a great extent with respect to the wall surfaces of the first insulating layer GI and the third insulating layer IL as shown in FIG. 5, so that a so-called undercut (which is a phenomenon herein called “constriction”) easily occurs. This is because the silicon nitride film has the nature of being etchable even without ion irradiation. Furthermore, when the first insulating layer GI underlying the second insulating layer IN is to be etched, highly selective drying etching becomes necessary to the underling semiconductor layer SC.
  • A protective layer PAS made of, for example, an organic material is formed to cover the drain signal line DL and the source electrode SD on the surface of the transparent substrate SUB[0069] 1 on which the drain signal line DL and the source electrode SD are formed in the above-described manner as shown in FIG. 1. The reasonwhyanorganicmaterial is usedfortheprotective layer PAS is to lower the dielectric constant of the protective layer PAS itself and reduce a parasitic capacitance which occurs between the pixel electrode PX (to be described later) formed on the upper surface of the protective layer PAS and the drain signal line DL formed under the protective layer PAS. Acontact hole TH3 is formed in the protective layer PAS by exposure development, and a portion of the source electrode SD is exposed in the contact hole TH3.
  • The pixel electrode PX is formed on the upper surface of the protective layer PAS. The pixel electrode PX is made of an optically transmissive conductive layer of ITO (Indium Tin Oxide), ITZO (IndiumTin Zinc Oxide), IZO (IndiumZinc Oxide), SnO[0070] 2 (Tin Oxide), In2O3 (Indium Oxide) or the like, and is formed to cover the greater part of the pixel. In this case, as long as electrical isolation can be established between the pixel electrode PX and each of the adjacent pixels, the periphery of the pixel electrode PX may also be formed to be superposed on the drain signal line DL or the gate signal line GL. This is because the protective layer PAS interposed between the pixel electrode PX and the drain signal line DL and the gate signal line GL is made of a material of low dielectric constant.
  • In the liquid crystal display device constructed in this manner, the contact holes TH[0071] 1 and TH2 of the thin film transistor TFT are formed to have smooth taper angles free of so-called constrictions.
  • In this construction in particular, the contact holes TH[0072] 1 and TH2 are formed to extend through the structure in which the silicone oxide film, the silicon nitride film and the silicon oxide film are stacked in named order, whereby, for example, damaged due to the difference between their etching rates can be solved.
  • In the first embodiment of the invention, when the contact holes TH[0073] 1 and TH2 are to be collectively wet-etched to extend through at least three layers which include a first silicon oxide film, a silicon nitride film stacked on the first silicon oxide film, andasecondoxide filmstackedon the siliconnitride film, the contact holes TH1 and TH2 each having a tapered shape free of constrictions can be formed by collectively wet-etching the silicon nitride film and the second silicon oxide film under the film-thickness condition of d2<d3, where d2 indicates the film thickness of the silicon nitride film and d3 indicates the film thickness of the second silicon oxide film.
  • As described above with reference to FIG. 5, in the case where a contact hole is formed not by wet etching but by dry etching, the silicon nitride film is formed to recede from the first and second silicon oxide films which respectively underlies and over lies the silicon nitride film. This receding shape is one example of what is herein called a constricted shape. [0074]
  • As shown in FIG. 2 of Patent Document 1, when an interlayer insulating layer made of a structure in which a silicon oxide film, a silicon nitride film and a silicon oxide film are stacked in named order is to be collectively wet-etched, if wet-etching is performed under the condition that the film thickness of the silicon nitride film is larger than the film thickness of the overlying silicon oxide film, i.e., under the film-thickness condition of d2>d3 as compared with the invention, the sidewalls of the overlying silicon oxide film and the underlying silicon oxide film are partly depressed. In other words, the sidewall is formed to partly have a taper angle exceeding 90°. This is another example of the constricted shape mentioned in the present specification. [0075]
  • In general, in the case of wet etching, the etching rate of silicon nitride film is smaller than the etching rate of silicon oxide film (namely, the former etching rate is slow). Accordingly, letting Er1, Er2 and Er3 denote, respectively, the etching rate of the first silicon oxide film, the etching rate of the silicon nitride film and the etching rate of the second silicon oxide film, these etching rates are selected to satisfy the relationships of Er2<Er3 and Er2<Er1. [0076]
  • In the case where wet etching is performed under the film-thickness condition of d2>d3, since the silicon nitride film which is slow is etching rate has a large film thickness, the wet etching takes time. In addition, the first and second silicon oxide films that respectively underlie and overlie the silicon nitride film are overetched, so that the sidewall of the contact hole is formed in the constricted shape. [0077]
  • Contrarily, in the invention, since wet etching is performed under the film-thickness condition of d2<d3, the etching time of the silicon nitride film can be made short, whereby the first and second silicon oxide films that respectively underlie and overlie the silicon nitride film are prevented from being overetched and the contact holes TH[0078] 1 and TH2 each having a tapered shape free of constrictions can be formed.
  • In addition, from the difference between the etching rates, letting θ1, θ2 and θ3 denote, respectively, the taper angle of the first silicon oxide film, the taper angle of the silicon nitride film and the taper angle of the second silicon oxide film, these taper angles are selected to satisfy the relationships of θ2<θ1<90° and θ2<θ3>90°. [0079]
  • The relationship between the etching rates of the first and second silicon oxide films is more preferably Er1<Er3 so that ideal taper shapes can be realized, but Er1≧Er3 may also be preferable. [0080]
  • In the above description of the first embodiment, reference has been made to the contact holes TH[0081] 1 and TH2 of the thin film transistor TFT formed in each of the pixel areas, but the invention can also be applied to contact holes of MIS transistors which are formed and incorporated in a peripheral circuit, for example, the scanning signal driver circuit V or the video signal driver circuit He.
  • This is because any of the MIS transistors, as described above, adapts approximately the same construction as the thin film transistor TFT formed in each of the pixel areas and is formed in parallel with the thin film transistor TFT. Namely, when the semiconductor layers SC and the like of the thin film transistors TFT are formed, the semiconductor layers of the MIS transistors are also formed, and when the first insulating layer GI is to be formed, the first insulating layer GI is formed to cover not only the area of the liquid crystal display part AR but also the areas in which the scanning signal driver circuit V and the video signal driver circuit He are respectively formed. [0082]
  • Embodiment 2. [0083]
  • The thin film transistor TFT of the above-described embodiment is generally called a top gate type in which the gate electrode GT is formed on the top side of the semiconductor layer SC. However, in the second embodiment, a so-called bottom gate type in which the gate electrode GT is formed on the bottom side of the semiconductor layer SC can also be used as another construction of the thin film transistor TFT. [0084]
  • In this case, the above-described construction of Embodiment 1 can be applied to, for example, a contact hole in which a portion of a signal supply terminal of the gate signal line GL formed integrally with the gate electrode GT is exposed. [0085]
  • This is because the contact hole of the signal supply terminal of the gate signal line GL can be formed to have the same construction as the contact holes TH[0086] 1 and TH2 of the thin film transistor TFT mentioned above in the description of Embodiment 1.
  • FIG. 6 is a view corresponding to FIG. 1, showing a bottom gate type of thin film transistor which is formed in each pixel of the liquid crystal display device. [0087]
  • Namely, the gate electrode GT is formed on the liquid-crystal-side surface of the transparent substrate SUB[0088] 1, and this gate electrode GT is formed integrally with the gate signal line GL.
  • A structure in which the undercoat layer UC[0089] 1 made of silicone nitride film and the undercoat layer UC2 made of silicon oxide film are stacked in named order is formed to cover the gate electrode GT and the gate signal line GL on the liquid-crystal-side surface of the transparent substrate SUB1 by, for example, a plasma CVD method. These undercoat layers UC1 and UC2 have the function of preventing impurities from penetrating the thin film transistors TFT (to be described later) from the transparent substrate SUB1, and also have the function of a gate insulating film of the thin film transistor TFT.
  • The semiconductor layer SC is formed on the upper surface of the second undercoat layer UC[0090] 2 in an area in which the thin film transistor TFT is formed. This semiconductor layer SC is made of, for example, a polysilicon layer, and is formed to traverse the gate electrode GT. This polysilicon layer is formed, for example, by crystallizing an amorphous silicon layer by laser annealing.
  • The first insulating layer GI made of, for example, silicon oxide film is formed on the upper surface of the portion of the semiconductor layer SC which is traversed by the gate electrode GT. This first insulating layer GI is made to function as a mask for the doping of the semiconductor layer SC with impurities. Accordingly, the semiconductor layer SC can be formed as, for example, high-concentration n-type impurity layers in areas except an area immediately above the gate electrode GT. [0091]
  • The second insulating layer IN made of, for example, silicon nitride film and the third insulating layer IL made of, for example, silicon oxide film are formed to cover the semiconductor layer SC and the first insulating layer GI on the surface of the transparent substrate SUB[0092] 1. These insulating layers IN and IL are formed by, for example, a plasma CVD method, and the second insulating layer IN is formed to a thickness of 50-200 nm, for example, 50 nm, while the third insulating layer IL is formed to a thickness of 400-500 nm. The second insulating layer IN is formed by a plasma CVD method at not higher than 400° C., and is deposited under the deposition condition that there are no absorption edges in the visible region, and the amount of hydrogen contained in the layer IN is 2E21 to 2E22 atoms/cm3. It is to be noted that during manufacturing, after the formation of these insulating layers IN and IL, about 1 hour of heat treatment is performed at a temperature of 400 to 500° C., for example, 400° C., thereby performing activation of the impurities in the semiconductor layer SC and hydrogen termination thereof at the same time.
  • Then, the drain signal line DL is formed on the surface of the third insulating layer IL, and a portion of the drain signal line DL is connected to the drain region DP of the thin film transistor TFT through the contact hole TH[0093] 1 formed to extend through the third insulating layer IL and the underlying second insulating layer IN. The source electrode SD which is formed at the same time that the drain signal line DL is formed and which is connected to the source region SP of the thin film transistor TFT is formed on the surface of the third insulating layer IL. In this case as well, the source electrode SD is connected to the source region SP of the thin film transistor TFT through the contact hole TH2 formed to extend through the third insulating layer IL and the underlying second insulating layer IN. This source electrode SD is electrically connected to the pixel electrode PX which will be described later.
  • The protective layer PAS made of, for example, an organic material is formed to cover the drain signal line DL and the source electrode SD on the surface of the transparent substrate SUB[0094] 1 on which the drain signal line DL and the source electrode SD are formed in the above-described manner. The pixel electrode PX is formed on the upper surface of the protective layer PAS. The pixel electrode PX is made of an optically transmissive conductive layer of ITO (Indium Tin Oxide) or the like, and is formed to cover the greater part of the pixel.
  • In the liquid crystal display device having the thin film transistor TFT constructed in the above-described manner, a contact hole in which a portion of a signal supply terminal of the gate signal line GL is exposed is formed as shown in FIG. 7. Namely, the first undercoat layer UC[0095] 1, the second undercoat layer UC2, the second insulating layer IN, and the third insulating layer IL are stacked in named order on the upper surface of the gate signal line GL, and a contact hole TH5 having a sidewall with a smooth slope is formed to extend through the stacked layers. This contact hole TH5 is formed at the same time as, for example, the thin film transistor TFT, and FIG. 7 shows the construction of the contact hole TH5 and a manufacturing method therefor.
  • The contact hole TH[0096] 5 has the cross-sectional shape shown in FIG. 7. In the stacked second undercoat layer UC2, the contact hole TH5 has a sidewall formed to make an angle (taper angle) of θ1 (<90°) with the surface of the first undercoat layer UC1; in the second insulating layer IN, the contact hole TH5 has a sidewall formed to make an angle (taper angle) of θ2 (<90°) with the surface of the first insulating layer GI; and in the third insulating layer IL, the contact hole TH5 has a sidewall formed to make an angle (taper angle) of θ3 (<90°) with the surface of the second insulating layer IN. These angles are selected to satisfy the relationships of θ2<θ1<90° and θ2<θ3<90®.
  • In addition, letting d1, d2 and d3 denote, respectively, the film thickness of the silicon oxide film of the second undercoat layer UC[0097] 2, the film thickness of the second insulating layer IN and the film thickness of the third insulating layer IL, these film thicknesses satisfy the relationship of d2<d1<d3, at least d2<d3.
  • The formation of the contact hole TH[0098] 5 is performed, for example, by wet etching using buffered hydrofluoric acid (BHF). At this time, the silicon oxide film made of the third insulating layer IL and the second undercoat layer UC2 is etched at an etching rate of 10-30 nm/s. The silicon nitride film made of the second insulating layer IN is formed by a plasma CVD method at not higher than 400° C. as mentioned above, and is deposited under the deposition condition that there are no absorption edges in the visible region, and the amount of hydrogen contained in the silicon nitride film is 2E21 to 2E22 atoms/cm3. This second insulating layer IN can be etched at a practical rate, and its etching rate is 3-10 nm/s.
  • FIG. 8 is a view showing a cross section of a contact hole TH[0099] 6 in which a portion of the signal supply terminal of the drain signal line DL is exposed. In this case as well, the sidewall of the contact hole TH6 is formed to have a smooth slope.
  • In the above description of each of the embodiments, reference has been made to a liquid crystal display device. It goes without saying, however, that the invention can also be applied to other display devices such as organic EL (Electro Luminescence) display devices. [0100]
  • For example, in the case of an organic EL display device, one electrode, a luminescent material layer and the other electrode are stacked in each of its pixels, and when a current is made to flow in the luminescent material layer, the corresponding one of the pixels emits light according to the value of the current. Each of the pixels is provided with a thin film transistor for controlling its light emission according to a video signal. [0101]
  • In this type of display device as well, there is a case where contact holes are formed in a structure in which a silicon oxide film, a silicon nitride film and a silicon oxide film are stacked in named order in its pixels or peripheral circuits (for example, a driver circuit). [0102]
  • The above-described embodiments may be used independently or in combination so that the advantages of the respective embodiments can be achieved independently or in combination. [0103]
  • As is apparent from the foregoing description, in accordance with the display device according to the invention, when a contact hole is formed in a structure in which a silicon oxide film, a silicon nitride film and a silicon oxide film are stacked in named order, the taper of the sidewall of the contact hole can be formed in an ideal shape. [0104]

Claims (10)

1. A display device comprising: a first silicon oxide film; a silicon nitride film stacked on the first silicon oxide film; a second silicon oxide film stacked on the silicon nitride film; and a contact hole extended through at least three layers which include the first silicon oxide film, the silicon nitride film and the second silicon oxide film,
wherein letting d2 and d3 denote, respectively, a film thickness of the silicon nitride film and a film thickness of the second silicon oxide film, the silicon nitride film and the second silicon oxide film are stacked to satisfy the relationship d2<d3 and the contact hole is formed to have a tapered shape free of constrictions.
2. A display device according to claim 1, wherein letting θ1, θ2 and θ3 denote, respectively, a taper angle of the first silicon oxide film, a taper angle of the silicon nitride film and a taper angle of the second silicon oxide film, the contact hole is formed to satisfy the relationships θ2<θ1<90° and θ2<θ3<90°.
3. A display device according to claim 1, wherein letting Er1, Er2 and Er3 denote, respectively, an etching rate of the first silicon oxide film, an etching rate of the silicon nitride film and an etching rate of the second silicon oxide film, the etching rates are selected to satisfy the relationships Er1<Er3, Er2<Er3 and Er2<Er1.
4. A display device according to claim 1, wherein letting Er1, Er2 and Er3 denote, respectively, an etching rate of the first silicon oxide film, an etching rate of the silicon nitride film and an etching rate of the second silicon oxide film, the etching rates are selected to satisfy the relationships Er1≧Er3, Er2<Er3 and Er2<Er1.
5. A display device according to claim 1, wherein the contact hole is formed by collectively wet-etching the first silicon oxide film, the silicon nitride film and the second silicon oxide film.
6. A display device according to claim 1, wherein the first silicon oxide film is a gate insulating film of a thin film transistor, the silicon nitride film and the second silicon oxide film are interlayer insulating films, and the contact hole is formed over each of source and drain regions of the thin film transistor.
7. A manufacturing method for fabrication of a display device which includes a first silicon oxide film, a silicon nitride film stacked on the first silicon oxide film, a second silicon oxide film stacked on the silicon nitride film, and a contact hole extended through at least three layers which include the first silicon oxide film, the silicon nitride film and the second silicon oxide film,
wherein, letting d2 and d3 denote, respectively, a film thickness of the silicon nitride film and a film thickness of the second silicon oxide film, the method includes the steps of stacking the silicon nitride film and the second silicon oxide film are stacked to satisfy the relationship d2<d3, and forming the contact hole is formed to have a tapered shape free of constrictions by collectively wet-etching the first silicon oxide film, the silicon nitride film and the second silicon oxide film.
8. A manufacturing method for the display device according to claim 7, wherein letting θ1, θ2 and θ3 denote, respectively, a taper angle of the first silicon oxide film, a taper angle of the silicon nitride film and a taper angle of the second silicon oxide film, the contact hole is formed to satisfy the relationships θ2<θ1<90° and θ2<θ3<90°.
9. A manufacturing method for the display device according to claim 7, wherein letting Er1, Er2 and Er3 denote, respectively, an etching rate of the first silicon oxide film, an etching rate of the silicon nitride film and an etching rate of the second silicon oxide film, the etching rates are selected to satisfy the relationships Er1<Er3, Er2<Er3 and Er2<Er1.
10. A manufacturing method for the display device according to claim 7, wherein letting Er1, Er2 and Er3 denote, respectively, an etching rate of the first silicon oxide film, an etching rate of the silicon nitride film and an etching rate of the second silicon oxide film, the etching rates are selected to satisfy the relationships Er1≧Er3, Er2<Er3 and Er2<Er1.
US10/862,631 2003-06-18 2004-06-08 Display device and manufacturing method of the same Active 2024-09-02 US7315076B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2003-173062 2003-06-18
JP2003173062A JP2005011920A (en) 2003-06-18 2003-06-18 Display and its manufacturing method

Publications (2)

Publication Number Publication Date
US20040256619A1 true US20040256619A1 (en) 2004-12-23
US7315076B2 US7315076B2 (en) 2008-01-01

Family

ID=33516169

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/862,631 Active 2024-09-02 US7315076B2 (en) 2003-06-18 2004-06-08 Display device and manufacturing method of the same

Country Status (3)

Country Link
US (1) US7315076B2 (en)
JP (1) JP2005011920A (en)
CN (1) CN1573453B (en)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050260804A1 (en) * 2004-05-24 2005-11-24 Tae-Wook Kang Semiconductor device and method of fabricating the same
US20070197019A1 (en) * 2006-02-06 2007-08-23 Shin-Tack Kang Liquid Crystal Display Device and Manufacturing Method Thereof
US20080119018A1 (en) * 2006-11-21 2008-05-22 Hitachi Displays, Ltd.. Image display unit and method for manufacturing the same
US20100289997A1 (en) * 2008-01-21 2010-11-18 Nec Corporation Display device
US20140027736A1 (en) * 2012-07-30 2014-01-30 Samsung Display Co., Ltd. Organic light-emitting display device and method of manufacturing the same
US20150097179A1 (en) * 2013-10-08 2015-04-09 Samsung Display Co., Ltd. Display substrate and method of manufacturing a display substrate
US20170263459A1 (en) * 2014-01-07 2017-09-14 Cypress Semiconductor Corporation Multi-layer inter-gate dielectric structure and method of manufacturing thereof
US10580725B2 (en) 2017-05-25 2020-03-03 Corning Incorporated Articles having vias with geometry attributes and methods for fabricating the same
US10756003B2 (en) 2016-06-29 2020-08-25 Corning Incorporated Inorganic wafer having through-holes attached to semiconductor wafer
US10794679B2 (en) 2016-06-29 2020-10-06 Corning Incorporated Method and system for measuring geometric parameters of through holes
US11078112B2 (en) 2017-05-25 2021-08-03 Corning Incorporated Silica-containing substrates with vias having an axially variable sidewall taper and methods for forming the same
US11114309B2 (en) 2016-06-01 2021-09-07 Corning Incorporated Articles and methods of forming vias in substrates
US11152294B2 (en) 2018-04-09 2021-10-19 Corning Incorporated Hermetic metallized via with improved reliability
US11521846B2 (en) * 2019-12-16 2022-12-06 Taiwan Semiconductor Manufacturing Company Limited Methods for patterning a silicon oxide-silicon nitride-silicon oxide stack and structures formed by the same
US11554984B2 (en) 2018-02-22 2023-01-17 Corning Incorporated Alkali-free borosilicate glasses with low post-HF etch roughness
US11760682B2 (en) 2019-02-21 2023-09-19 Corning Incorporated Glass or glass ceramic articles with copper-metallized through holes and processes for making the same

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7191000B2 (en) * 2001-07-31 2007-03-13 Cardiac Pacemakers, Inc. Cardiac rhythm management system for edema
JP4780986B2 (en) * 2005-03-23 2011-09-28 シャープ株式会社 Circuit board manufacturing method
KR20110133251A (en) 2010-06-04 2011-12-12 삼성전자주식회사 Thin film transistor array panel and manufacturing method of the same
US8901554B2 (en) * 2011-06-17 2014-12-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including channel formation region including oxide semiconductor
JP5872810B2 (en) * 2011-07-21 2016-03-01 サンケン電気株式会社 Nitride semiconductor device and manufacturing method thereof
JP2013089673A (en) * 2011-10-14 2013-05-13 Toshiba Corp Semiconductor device and semiconductor device manufacturing method
JP2014013810A (en) * 2012-07-04 2014-01-23 Seiko Epson Corp Substrate, manufacturing method for the same, semiconductor device and electronic apparatus
JP6300589B2 (en) 2013-04-04 2018-03-28 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
CN104218094B (en) * 2014-08-28 2016-11-23 京东方科技集团股份有限公司 A kind of thin film transistor (TFT), display base plate and display device
US20200035719A1 (en) * 2016-09-28 2020-01-30 Sharp Kabushiki Kaisha Thin-film transistor substrate, method for manufacturing thin-film transistor substrate, and display device
CN108132567B (en) * 2017-12-28 2020-09-18 深圳市华星光电技术有限公司 Via hole structure of array substrate and photomask
JP7143660B2 (en) * 2018-07-18 2022-09-29 サンケン電気株式会社 semiconductor equipment

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5962916A (en) * 1997-09-30 1999-10-05 Sanyo Electric Co., Ltd. Thin-film transistor and manufacturing method thereof
US6396078B1 (en) * 1995-06-20 2002-05-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device with a tapered hole formed using multiple layers with different etching rates

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3565993B2 (en) 1995-06-20 2004-09-15 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JPH11258634A (en) 1998-03-13 1999-09-24 Toshiba Corp Production of array substrate for display device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6396078B1 (en) * 1995-06-20 2002-05-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device with a tapered hole formed using multiple layers with different etching rates
US6593235B2 (en) * 1995-06-20 2003-07-15 Semiconductor Energy Laboratory Co., Ltd Semiconductor device with a tapered hole formed using multiple layers with different etching rates
US5962916A (en) * 1997-09-30 1999-10-05 Sanyo Electric Co., Ltd. Thin-film transistor and manufacturing method thereof
US6265247B1 (en) * 1997-09-30 2001-07-24 Sanyo Electric Co., Ltd. Thin-film transistor and manufacturing method for improved contact hole

Cited By (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8749069B2 (en) 2004-05-24 2014-06-10 Samsung Display Co., Ltd. Semiconductor device and method of fabricating the same
US20090275176A1 (en) * 2004-05-24 2009-11-05 Samsung Mobile Display Co., Ltd. Semiconductor device and method of fabricating the same
US7985992B2 (en) 2004-05-24 2011-07-26 Samsung Mobile Display Co., Ltd. Semiconductor device and method of fabricating the same
US8168531B2 (en) 2004-05-24 2012-05-01 Samsung Mobile Display Co., Ltd. Semiconductor device and method of fabricating the same
US20050260804A1 (en) * 2004-05-24 2005-11-24 Tae-Wook Kang Semiconductor device and method of fabricating the same
US20070197019A1 (en) * 2006-02-06 2007-08-23 Shin-Tack Kang Liquid Crystal Display Device and Manufacturing Method Thereof
US7804097B2 (en) * 2006-02-06 2010-09-28 Samsung Electronics Co., Ltd. Liquid crystal display device
US20080119018A1 (en) * 2006-11-21 2008-05-22 Hitachi Displays, Ltd.. Image display unit and method for manufacturing the same
US20100289997A1 (en) * 2008-01-21 2010-11-18 Nec Corporation Display device
TWI621257B (en) * 2012-07-30 2018-04-11 三星顯示器有限公司 Organic light-emitting display device and method of manufacturing the same
KR102014169B1 (en) * 2012-07-30 2019-08-27 삼성디스플레이 주식회사 Organic light emitting display apparatus and method of manufacturing the same
KR20140016110A (en) * 2012-07-30 2014-02-07 삼성디스플레이 주식회사 Organic light emitting display apparatus and method of manufacturing the same
US9349979B2 (en) * 2012-07-30 2016-05-24 Samsung Display Co., Ltd. Organic light-emitting display device and method of manufacturing the same
CN103579285A (en) * 2012-07-30 2014-02-12 三星显示有限公司 Organic light-emitting display device and method of manufacturing the same
US20140027736A1 (en) * 2012-07-30 2014-01-30 Samsung Display Co., Ltd. Organic light-emitting display device and method of manufacturing the same
US20150097179A1 (en) * 2013-10-08 2015-04-09 Samsung Display Co., Ltd. Display substrate and method of manufacturing a display substrate
US9484362B2 (en) * 2013-10-08 2016-11-01 Samsung Display Co., Ltd. Display substrate and method of manufacturing a display substrate
US10686044B2 (en) 2014-01-07 2020-06-16 Cypress Semiconductor Corporation Multi-layer inter-gate dielectric structure and method of manufacturing thereof
US10192747B2 (en) * 2014-01-07 2019-01-29 Cypress Semiconductor Corporation Multi-layer inter-gate dielectric structure and method of manufacturing thereof
US20170263459A1 (en) * 2014-01-07 2017-09-14 Cypress Semiconductor Corporation Multi-layer inter-gate dielectric structure and method of manufacturing thereof
US11114309B2 (en) 2016-06-01 2021-09-07 Corning Incorporated Articles and methods of forming vias in substrates
US11774233B2 (en) 2016-06-29 2023-10-03 Corning Incorporated Method and system for measuring geometric parameters of through holes
US10756003B2 (en) 2016-06-29 2020-08-25 Corning Incorporated Inorganic wafer having through-holes attached to semiconductor wafer
US10794679B2 (en) 2016-06-29 2020-10-06 Corning Incorporated Method and system for measuring geometric parameters of through holes
US11078112B2 (en) 2017-05-25 2021-08-03 Corning Incorporated Silica-containing substrates with vias having an axially variable sidewall taper and methods for forming the same
US11062986B2 (en) 2017-05-25 2021-07-13 Corning Incorporated Articles having vias with geometry attributes and methods for fabricating the same
US10580725B2 (en) 2017-05-25 2020-03-03 Corning Incorporated Articles having vias with geometry attributes and methods for fabricating the same
US11972993B2 (en) 2017-05-25 2024-04-30 Corning Incorporated Silica-containing substrates with vias having an axially variable sidewall taper and methods for forming the same
US11554984B2 (en) 2018-02-22 2023-01-17 Corning Incorporated Alkali-free borosilicate glasses with low post-HF etch roughness
US11152294B2 (en) 2018-04-09 2021-10-19 Corning Incorporated Hermetic metallized via with improved reliability
US11201109B2 (en) 2018-04-09 2021-12-14 Corning Incorporated Hermetic metallized via with improved reliability
US11760682B2 (en) 2019-02-21 2023-09-19 Corning Incorporated Glass or glass ceramic articles with copper-metallized through holes and processes for making the same
US11521846B2 (en) * 2019-12-16 2022-12-06 Taiwan Semiconductor Manufacturing Company Limited Methods for patterning a silicon oxide-silicon nitride-silicon oxide stack and structures formed by the same

Also Published As

Publication number Publication date
CN1573453A (en) 2005-02-02
CN1573453B (en) 2010-04-07
US7315076B2 (en) 2008-01-01
JP2005011920A (en) 2005-01-13

Similar Documents

Publication Publication Date Title
US7315076B2 (en) Display device and manufacturing method of the same
TWI401802B (en) Thin film transistor plate and method of fabricating the same
US11003012B2 (en) Liquid crystal display device and manufacturing method thereof
US7205570B2 (en) Thin film transistor array panel
US7326602B2 (en) Fabricating method of a thin film transistor array
CN1873989B (en) Thin film transistor and method of fabricating thin film transistor substrate
US5981972A (en) Actived matrix substrate having a transistor with multi-layered ohmic contact
US20040232420A1 (en) Active matrix organic light emitting display and method of forming the same
JP2004253511A (en) Display apparatus
US9502536B2 (en) Manufacturing method of thin film transistor display panel
JP2006258923A (en) Liquid crystal display device and its manufacturing method
KR101085451B1 (en) Tft substrate for display apparatus and manufacturing method of the same
US7612377B2 (en) Thin film transistor array panel with enhanced storage capacitors
US6646308B2 (en) Flat panel display device
JP6436333B2 (en) Display device
JPH10142636A (en) Active matrix type display circuit
KR101188868B1 (en) Thin film transistor plate and method of fabricating the same
CN108663862B (en) Display panel
KR20170078394A (en) Array Substrate For Display Device And Method Of Fabricating The Same
US8907347B2 (en) Thin film transistor array panel and method for manufacturing the same, and liquid crystal display
JP4381063B2 (en) Array substrate and flat display device
US20130106679A1 (en) Lcd panel and method of manufacturing the same
JP5079512B2 (en) Display device using thin film element and method of manufacturing display device
KR101172015B1 (en) Thin film transistor plate and method of fabricating the same
US7920220B2 (en) Display pixel, display apparatus having an image pixel and method of manufacturing display device

Legal Events

Date Code Title Description
AS Assignment

Owner name: HITACHI DISPLAYS, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NOMURA, HIDESHI;TANAKA, MASAHIRO;OCHIAI, TAKAHIRO;REEL/FRAME:015448/0087

Effective date: 20040406

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD., JAPAN

Free format text: MERGER;ASSIGNOR:IPS ALPHA SUPPORT CO., LTD.;REEL/FRAME:027063/0139

Effective date: 20101001

Owner name: IPS ALPHA SUPPORT CO., LTD., JAPAN

Free format text: COMPANY SPLIT PLAN TRANSFERRING FIFTY (50) PERCENT SHARE OF PATENTS;ASSIGNOR:HITACHI DISPLAYS, LTD.;REEL/FRAME:027063/0019

Effective date: 20100630

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12

AS Assignment

Owner name: JAPAN DISPLAY, INC., JAPAN

Free format text: CHANGE OF ADDRESS;ASSIGNOR:JAPAN DISPLAY, INC.;REEL/FRAME:065654/0250

Effective date: 20130417

Owner name: JAPAN DISPLAY, INC., JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:JAPAN DISPLAY EAST, INC.;REEL/FRAME:065614/0644

Effective date: 20130401

Owner name: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA, CALIFORNIA

Free format text: NUNC PRO TUNC ASSIGNMENT;ASSIGNOR:PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.;REEL/FRAME:065615/0327

Effective date: 20230828

Owner name: JAPAN DISPLAY EAST, INC., JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:HITACHI DISPLAYS, LTD.;REEL/FRAME:065614/0223

Effective date: 20120401