US20040213586A1 - Method and apparatus for data recovery in an optical transmission system - Google Patents
Method and apparatus for data recovery in an optical transmission system Download PDFInfo
- Publication number
- US20040213586A1 US20040213586A1 US10/424,964 US42496403A US2004213586A1 US 20040213586 A1 US20040213586 A1 US 20040213586A1 US 42496403 A US42496403 A US 42496403A US 2004213586 A1 US2004213586 A1 US 2004213586A1
- Authority
- US
- United States
- Prior art keywords
- subcircuit
- parallel
- optical data
- signal
- data bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/25—Arrangements specific to fibre transmission
- H04B10/2507—Arrangements specific to fibre transmission for the reduction or elimination of distortion or dispersion
Definitions
- This invention relates to the field of optical transmission systems and, more specifically, to improving the data recovery in such optical transmission systems via electrical decision feedback.
- ISI intersymbol interference
- OSNR optical-to-signal noise ratio
- ISI-related distortion are of further interest.
- ISI occurs when received data pulses are altered by pulse broadening or multi-path propagation (e.g., reflections) in the channel in which they travel. Pulse broadening can occur because of chromatic or polarization mode dispersions or receiver bandwidth limitations as described below. The results of such interference result in poor transmission characteristics.
- FIG. 1 a depicts a graph 100 of the signal intensity I over time T for an input fiber of a WDM transmission system.
- the graph 100 is broken up into bit slots (denoted by sections 102 , 104 and 106 , respectively) which define the time slots available for data to be transmitted in such a system.
- bit slot 102 At a first bit slot, bit slot 102 , a “1” data bit (encoded in a non-return to zero (NRZ) format) is being transmitted followed by a “0” data bit in a second bit slot, bit slot 104 .
- NMR non-return to zero
- bit slot 104 In a perfect WDM transmission system with perfectly formed fibers, the output intensity of these data pulses would be identical to the input data pulses shown in graph 100 . Unfortunately, due to the above-identified interference conditions (pulse-spreading and the like), the signal sent to the output fiber is not identical to the signal sent to the input fiber.
- a graph of the signal intensity at the output fiber is seen in graph 120 of FIG. 1 b .
- the graph 120 shows the same bit slots 102 , 104 and 106 after the “1” and “0” data bits have passed through the transmission system.
- the resultant data stream is more rounded and not as well defined in the first bit slot 102 for the “1” data bit and furthermore extending into the second bit slot 104 which must represent the “0” data bit.
- ISI occurs when pulses propagating in the fiber spread out and overlap with each other.
- This condition can occur due to any of the above-described dispersion (or other) phenomena or by the bandwidth of a particular receiver being smaller than the system data rate (i.e., a 10 Gbits/s signal received by a 8 Gbit/s bandwidth limited receiver).
- the overlap, along with fiber nonlinearity, creates the ISI at locations of the “0” bits in a sequence of pulses, representing logical “ 1 's” and “0's”. If the ISI becomes too large, it is detected by a receiver as logical “1's”, which can lead to transmission errors. These deleterious transmission characteristics are evidenced at the 10 Gbit/s transmission rate.
- the bit rates of such a WDM transmission system increases, (i.e., for 20 Gbit/s, 40 Gbit/s and higher), the pulse broadening and subsequent ISI severely restricts the usable bandwidth of the system.
- the present invention advantageously provides an apparatus for reduction of intra-channel distortions of received data resulting from linear and/or non-linear signal propagation.
- the apparatus includes a plurality of parallel detection subcircuits for determining output values of a plurality of sequentially provided input optical data bits such that each of said sequentially provided input optical data bits is processed by only one of said plurality of parallel detection subcircuits.
- Such an embodiment may further contain two parallel detection subcircuits that respectively process the input optical data bits according to even valued and odd valued clock signals.
- Each subcircuit of the apparatus has first and second signal analyzers to detect the value of the input optical data bit.
- Each subcircuit includes a first memory unit and a second memory unit connected respectively to its first and second signal analyzers.
- the memory units are also provided with an input value indicative of a circuit clock speed.
- input value of clock information provided to the first and second memory units of the first parallel subcircuit are 180° out of phase with input values indicative of a clock speed provided to the second parallel subcircuit.
- FIG. 1 a depicts a graph of input power versus time for a data signal of the prior art
- FIG. 1 b depicts a graph of output power versus time for a data signal of the prior art
- FIG. 2 a depicts a circuit diagram of an apparatus for improved data recovery in accordance with the subject invention
- FIG. 2 b depicts a block diagram of an optical receiver comprising the apparatus of the subject invention
- FIG. 3 a is a graph of the bit error rate versus received power for a first type of receiver in an optical transmission system that is recovering data in accordance with the subject invention
- FIG. 3 b is a graph of bit error rate versus received power for a second type of receiver in an optical transmission system that is recovering data in accordance with the subject invention.
- FIG. 4 depicts an eye diagram of an ISI distorted signal that is improved by the subject invention.
- FIG. 2 a depicts a circuit diagram of a decision feedback equalizer (DFE) 200 in accordance with the subject invention.
- the DFE 200 of the subject invention is capable of accepting electrical input data signals V in based upon optical data signals, appropriately converted, and analyzing such data at a variety of circuit elements to output an appropriately recovered data signal component V out1 or V out2 . More specifically, the DFE 200 compares the incoming data V in to reference voltages denoting threshold detection points for data analysis. Dependent upon clock signaling and the prior data bit value, the DFE 200 will output the data signal component at either a first data output line V out1 or a second data output line V out2 .
- the configuration of the DFE 200 is such that it facilitates processing of a data pulse stream (i.e., the incoming data signal V in ) of 10 Gbits/s and higher (e.g., 20 Gbits/s, 40 Gbits/s and the like) by splitting the incoming signal V in into odd and even clock valued bits.
- a data pulse stream i.e., the incoming data signal V in
- 10 Gbits/s and higher e.g., 20 Gbits/s, 40 Gbits/s and the like
- corresponding odd and even clock value actuated detection subcircuits are operating at only half of the transmission system data rate.
- FIG. 2 a represents a simplified drawing of the circuit of the subject invention. Specifically, each line that connects circuit elements actually represents two lines, each of which carry complementary values of the signal traveling along the depicted line. Additional details are provided in the following description where necessary.
- the DFE 200 comprises a plurality of parallel detection subcircuits 210 n for processing incoming data pulses V in .
- a first parallel subcircuit 210 1 and a second parallel subcircuit 210 2 are provided.
- Each subcircuit 210 n further comprises a plurality of input analyzers 202 n .
- the signal analyzers 202 n compare the incoming data V in to threshold references (V ref+ and V ref ⁇ ) in order to accurately recover data from V in .
- threshold references V ref+ and V ref ⁇
- each line in the depicted circuit represents two lines of complementary input. Accordingly, each signal analyzer 202 n has four actual inputs that are represented by the two depicted inputs.
- the line carrying V in to first signal analyzer 202 1 is actually one line connecting V in to a non-inverting input (V in+ ) and a second line connecting V in to an inverting input on the first signal analyzer 202 1 (V in ⁇ ).
- the line carrying V ref+ on the first signal analyzer 202 1 is actually one line connecting V ref+ to a non-inverting input on the first signal analyzer 202 1 (V ref+ )+and a second line connecting V ref+ to an inverting input on the first signal analyzer 202 1 (V ref+ ) ⁇ for a total of four inputs.
- Similar connections are made to the second, third and fourth signal analyzers 202 2 , 202 3 and 202 4 , respectively.
- the results of the signal analyzers 202 n are passed on to a plurality of memory devices 204 n .
- the first signal analyzer 202 1 receives data V in and compares it to an upper detection threshold (V ref+ ) and sends the results to first memory unit 204 1 .
- a second signal analyzer 202 2 receives input from V in and compares it to a lower detection threshold reference (V ref ⁇ ). The result of the second signal analyzer 202 2 is passed on to second memory device 204 2 .
- each signal analyzer 202 n has two outputs (represented by the single output line shown).
- Each memory device 204 n has a non-inverting input D+ to accept one of the signal analyzer outputs and an inverting input D ⁇ to accept another of the signal analyzer outputs.
- Each of the plurality of memory devices 204 n is also provided with input that is correlated to the timing of the transmission system.
- the memory devices 204 n are provided with input timing pulses at timing intervals that are half of the system clock rate (CLK/ 2 ).
- the single CLK/ 2 line represents two clock inputs (CLK/ 2 )+ and (CLK/ 2 ) ⁇ applied to each memory device 204 n .
- the specific and strategic reason for designing the circuit with a complementary line configuration is that at the high operational speed of the circuit, it is easier to decide about the difference between two voltages (applied signals) than to decide about their absolute value. In other words, common mode distortions are more easily suppressed with the described configuration.
- the output of each of the plurality of memory units 204 n is provided to a selector unit 206 n . Specifically, and in one embodiment, the output from first memory device 204 1 and the output of second memory device 204 2 is provided to first selector 206 1 .
- the second subcircuit 210 2 is similarly configured and wired as the first subcircuit 210 1 .
- a third signal analyzer 202 3 receives inputs from V in and upper threshold reference V ref+ and outputs the results to third memory device 204 3 .
- fourth signal analyzer 202 4 is provided with input from V in and the lower detection threshold (V ref ⁇ ).
- the output of fourth signal analyzer 202 4 is provided as input to a fourth memory device 204 4 .
- Each of the third and fourth memory devices 204 3 and 204 4 are also provided with timing pulses that are correlated to the transmission system timing.
- second subcircuit 210 2 is provided with input timing pulses at timing intervals that are half of the system clock.
- timing pulses are opposite or 180° out of phase with pulses provided to the first subcircuit 210 1 (i.e., ⁇ overscore (CLK) ⁇ / 2 ).
- Outputs from the third and fourth memory units 204 3 and 204 4 are provided to a second selector 206 2 .
- each selector 206 from each subcircuit 210 n is crosswired to its counterpart in the other subcircuit. In this manner, each subcircuit 210 n is connected to its parallel counterpart so that each subcircuit controls the selection for the next bit in the other subcircuit 210 n .
- the output from each selector 206 1 and 206 2 is provided as input to first and second secondary memory units 208 1 and 208 2 , respectively.
- First secondary memory unit 208 1 is provided with an input clock signal one half the clock rate of the transmission system (CLK/ 2 ).
- Second secondary memory unit 208 2 is provided with an input clock signal one half the clock rate of the transmission system but at 180° out of phase with the first subcircuit 210 1 ( ⁇ overscore (CLK) ⁇ / 2 ). Accordingly, if the input data pulse at V in is an odd clock valued data pulse, its recovered output can be found at V out1 . If incoming data V in is an even clock valued data pulse, the output can be found out at V out2 . Effectively, each subcircuit 210 n divides the data recovery tasks so that each subcircuit 210 n is only working at one half the system clock rate (CLK typically 10, 20 Gbits/s or higher).
- the DFE 200 of FIG. 2 a is created using a plurality of switching and logic components.
- the DFE 200 is realized using an enhancement-depletion AlGaAs/GaAs HEMT technology with a 0.2 ⁇ gate length and a threshold frequency of about 60 GHz.
- the DFE 200 is built in source-coupled FET logic for better common-mode noise rejection and high speed circuit operation. Differential coplanar waveguides are implemented on a single chip for providing both clock pulses and data pulses to the circuit 200 .
- the entire DFE circuit 200 comprises approximately 310 FETs on a chip area of approximately 2.5 mm 2 and operates at a power consumption level of approximately 1.9 W.
- the subject invention has the capabilities of providing differential feedback equalization to a 20 Gbits/s signal.
- This design takes advantage of parallel signal processing which reduces electrical bandwidth requirements of the circuit while increasing the gain of a received signal with greater accuracy then previously realizable.
- One skilled in the art can also understand that since the typical delays associated with a basic feedback loop configuration have been eliminated, incoming signal rates of up to 20 Gbits/s and higher can be processed with the same or better results than the processing of slower signals in the conventional manner.
- FIG. 2 b depicting an optical receiver 250 incorporating the DFE 200 .
- optical receiver 250 receives a train of broad spectrum (WDM) optical data pulses from transmission,line 252 .
- the pulses are provided to a demultiplexer 254 which segregates the broad spectrum pulses into individual wavelength pulses.
- the optical receiver may or may not incorporate a single broad spectrum or individual wavelength amplifiers (not shown, but understood by those skilled in the art) to improve incoming pulse quality prior to further processing.
- the individual wavelength pulses are provided to a plurality of converters 256 which convert the optical signal into an electrical signal (a logical “1” or “0”). These electrical signals are then provided to a plurality of DFE's 200 for analysis and data recovery as described to provide a plurality of data recovered electrical signals 258 .
- optical data receivers there are several types of optical data receivers, which can benefit from the above-identified DFE. More specifically, two basic types of optical data receivers are a PIN receiver and an optically pre-amplified receiver.
- PIN receivers include, among other components, a photodiode for receiving optical data signals from a transmission line followed by an electrical amplifier.
- Such a receiver configuration introduces a certain amount of terminal noise into the received signal prior to threshold detection (or recovery); hence, such a receiver requires a relatively higher degree of received power than an optically pre-amplified receiver.
- the optically pre-amplified receiver contains, among other components, an optical amplifier which receives optical data signals from a transmission line and amplifies them.
- the received data signal is passed through a band-pass filter (BPF) so as to filter undesirable optical components and sharpen the received signal.
- BPF band-pass filter
- the received signal is passed to a photodiode which converts the optical signal into an electrical signal.
- FIG. 4 shows an eye diagram 400 of an ISI distorted NRZ signal.
- the Q factor of the unequalized signal is given by Q ⁇ ( I max - I min 2 ⁇ ⁇ ⁇ th )
- X ASE is a parameter that describes the signal ASE beat noise.
- I Imax and I min are proportional to each other, the penalty reduction in the case of the optically pre-amplified receiver is expected to be twice than that for the PIN receiver. Also the ISI amount can be estimated after the penalty is measured.
- a 20 Gb/s signal was generated by polarization multiplexing of two orthogonally polarized and de-correlated 10 Gb/s 33% RZ data streams.
- the ISI was minimized.
- a lightwave converter with relative small electrical bandwidth was used to detect the 20 Gb/s signal.
- the bit error rate measurement was performed at 10 Gb/s data rate.
- FIG. 3 depicts graphs denoting the characteristics of each type of receiver described above. Specifically, FIG.
- FIG. 3 a shows a graph 300 plotting received power of a PIN receiver versus the bit error rate (in logarithmic scale).
- FIG. 3 b depicts a graph 310 plotting received power of an optically pre-amplified receiver versus the bit error rate (in logarithmic scale).
- First line 302 (corresponding to the star data points) denote the received power versus bit error rate with a DFE equipped PIN receiver, while a line at 304 (corresponding to the square data points) reflects the same characteristics without DFE. Inspection readily reveals that it is possible to lower the power of a transmitted data signal to the PIN receiver simply by virtue of DFE recovery techniques as described in the subject invention.
- FIG. 3 b shows similar lines for a pre-amplified receiver.
- line 306 (corresponding to the star data points) reveals a lower power of a transmitted signal to the optically pre-amplified receiver with DFE than that of a line at 308 (corresponding to the square data points) of such receiver not using DFE.
- the gain from feedback equalization from the subject invention was about 3 DB for the PIN receiver and about twice that for the optically pre-amplified receiver. This is in good agreement with the derivations.
- the experimental result estimates the ISI to be about 50% (0.5 I max ⁇ I min ) in front of the decision element without feedback operation. From this we conclude the overall electrical bandwidth of the front end to be around 10 GHz. Accordingly, the results shown herein indicate that there is an improvement in systems using the DFE of the subject invention in that the received power of a transmitted data signal can be reduced and yet still maintain accurate data recovery.
Landscapes
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
- Optical Communication System (AREA)
Abstract
Description
- This invention relates to the field of optical transmission systems and, more specifically, to improving the data recovery in such optical transmission systems via electrical decision feedback.
- The maximum reach of long haul on-off keying transmission systems (such as a wavelength division multiplexed (WDM) transmission system operating at 20 Gbits/s or above) is typically limited by three types of signal distortion. Examples of such distortions are optical-to-signal noise ratio (OSNR) degradation, cross-talk and intersymbol interference (ISI). For the purposes of this discussion, ISI-related distortion are of further interest. ISI occurs when received data pulses are altered by pulse broadening or multi-path propagation (e.g., reflections) in the channel in which they travel. Pulse broadening can occur because of chromatic or polarization mode dispersions or receiver bandwidth limitations as described below. The results of such interference result in poor transmission characteristics.
- One specific transmission characteristic that can drastically limit transmission in high-bit-rate systems, particularly for standard single-mode fibers (SSMF), is pulse-spreading type of ISI. This condition is shown in FIGS. 1a and 1 b. Specifically, FIG. 1 a depicts a
graph 100 of the signal intensity I over time T for an input fiber of a WDM transmission system. Thegraph 100 is broken up into bit slots (denoted bysections bit slot 102, a “1” data bit (encoded in a non-return to zero (NRZ) format) is being transmitted followed by a “0” data bit in a second bit slot,bit slot 104. In a perfect WDM transmission system with perfectly formed fibers, the output intensity of these data pulses would be identical to the input data pulses shown ingraph 100. Unfortunately, due to the above-identified interference conditions (pulse-spreading and the like), the signal sent to the output fiber is not identical to the signal sent to the input fiber. - More specifically, a graph of the signal intensity at the output fiber is seen in
graph 120 of FIG. 1b. Thegraph 120 shows thesame bit slots first bit slot 102 for the “1” data bit and furthermore extending into thesecond bit slot 104 which must represent the “0” data bit. ISI occurs when pulses propagating in the fiber spread out and overlap with each other. This condition can occur due to any of the above-described dispersion (or other) phenomena or by the bandwidth of a particular receiver being smaller than the system data rate (i.e., a 10 Gbits/s signal received by a 8 Gbit/s bandwidth limited receiver). The overlap, along with fiber nonlinearity, creates the ISI at locations of the “0” bits in a sequence of pulses, representing logical “1's” and “0's”. If the ISI becomes too large, it is detected by a receiver as logical “1's”, which can lead to transmission errors. These deleterious transmission characteristics are evidenced at the 10 Gbit/s transmission rate. As the bit rates of such a WDM transmission system increases, (i.e., for 20 Gbit/s, 40 Gbit/s and higher), the pulse broadening and subsequent ISI severely restricts the usable bandwidth of the system. - Methods of mitigating ISI and the effects it has on circuitry is found in various references including J. H. Winters, R. D. Gitlin, “Electrical Signal Processing Techniques in Long-haul Fiber-optic Systems”, IEEE Transactions on Communications, Vol. 38,
Issue 9, September 1990, pp.1439-1453; L. Möller, A. Thiede, S. Chandrasekhar, W. Benz, M. Lang, T. Jakobus, M. Schlechtweg, “ISI Mitigation Using Decision Feedback Loop Demonstrated with PMD Distorted 10 Gbit/s signals”, Electronics Letters, Nov. 25, 1999, Vol. 35, No. 24, pp. 2092-2093; H. Bülow, F. Buchali, W. Baumert, R. Ballentin, T. Wehren, “PMD Mitigation at 10 Gbit/s Using Linear and Nonlinear Integrated Electronic Equaliser Circuits”, Electronics Letters, Jan. 20, 2000, Vol. 36, No. 2, pp.163-164; and J. H. Winters, S. Kasturia, “Adaptive Nonlinear Cancellation for High-speed Fiber-optic Systems”, IEEE Journal of Lightwave Technology, Vol. 10, No. 7, July 1992, pp. 971-977. However, as bit rates increase, such solutions will not be able to adequately compensate for the inevitable signal distortions. - As such, there remains a need for optical fiber transmission systems that can handle high-capacity communications while reducing the deleterious consequences of linear and/or non-linear distortions and PMD.
- The present invention advantageously provides an apparatus for reduction of intra-channel distortions of received data resulting from linear and/or non-linear signal propagation. In one embodiment of the invention, the apparatus includes a plurality of parallel detection subcircuits for determining output values of a plurality of sequentially provided input optical data bits such that each of said sequentially provided input optical data bits is processed by only one of said plurality of parallel detection subcircuits. Such an embodiment may further contain two parallel detection subcircuits that respectively process the input optical data bits according to even valued and odd valued clock signals. Each subcircuit of the apparatus has first and second signal analyzers to detect the value of the input optical data bit. Each subcircuit includes a first memory unit and a second memory unit connected respectively to its first and second signal analyzers. The memory units are also provided with an input value indicative of a circuit clock speed. In one embodiment, input value of clock information provided to the first and second memory units of the first parallel subcircuit are 180° out of phase with input values indicative of a clock speed provided to the second parallel subcircuit.
- The teachings of the present invention can be readily understood by considering the following detailed description in conjunction with the accompanying drawings, in which:
- FIG. 1a depicts a graph of input power versus time for a data signal of the prior art;
- FIG. 1b depicts a graph of output power versus time for a data signal of the prior art;
- FIG. 2a depicts a circuit diagram of an apparatus for improved data recovery in accordance with the subject invention;
- FIG. 2b depicts a block diagram of an optical receiver comprising the apparatus of the subject invention;
- FIG. 3a is a graph of the bit error rate versus received power for a first type of receiver in an optical transmission system that is recovering data in accordance with the subject invention;
- FIG. 3b is a graph of bit error rate versus received power for a second type of receiver in an optical transmission system that is recovering data in accordance with the subject invention; and
- FIG. 4 depicts an eye diagram of an ISI distorted signal that is improved by the subject invention.
- To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures.
- FIG. 2a depicts a circuit diagram of a decision feedback equalizer (DFE) 200 in accordance with the subject invention. The DFE 200 of the subject invention is capable of accepting electrical input data signals Vin based upon optical data signals, appropriately converted, and analyzing such data at a variety of circuit elements to output an appropriately recovered data signal component Vout1 or Vout2. More specifically, the DFE 200 compares the incoming data Vin to reference voltages denoting threshold detection points for data analysis. Dependent upon clock signaling and the prior data bit value, the DFE 200 will output the data signal component at either a first data output line Vout1 or a second data output line Vout2. The configuration of the DFE 200 is such that it facilitates processing of a data pulse stream (i.e., the incoming data signal Vin) of 10 Gbits/s and higher (e.g., 20 Gbits/s, 40 Gbits/s and the like) by splitting the incoming signal Vin into odd and even clock valued bits. As such, corresponding odd and even clock value actuated detection subcircuits are operating at only half of the transmission system data rate. The reader should note that FIG. 2a represents a simplified drawing of the circuit of the subject invention. Specifically, each line that connects circuit elements actually represents two lines, each of which carry complementary values of the signal traveling along the depicted line. Additional details are provided in the following description where necessary.
- The
DFE 200 comprises a plurality of parallel detection subcircuits 210 n for processing incoming data pulses Vin. In one embodiment of the subject invention, a first parallel subcircuit 210 1 and a second parallel subcircuit 210 2 are provided. Each subcircuit 210 n further comprises a plurality of input analyzers 202 n. The signal analyzers 202 n compare the incoming data Vin to threshold references (Vref+ and Vref−) in order to accurately recover data from Vin. As discussed above, each line in the depicted circuit represents two lines of complementary input. Accordingly, each signal analyzer 202 n has four actual inputs that are represented by the two depicted inputs. For example, the line carrying Vin to first signal analyzer 202 1 is actually one line connecting Vin to a non-inverting input (Vin+) and a second line connecting Vin to an inverting input on the first signal analyzer 202 1 (Vin−). The line carrying Vref+ on the first signal analyzer 202 1 is actually one line connecting Vref+ to a non-inverting input on the first signal analyzer 202 1 (Vref+)+and a second line connecting Vref+ to an inverting input on the first signal analyzer 202 1 (Vref+)−for a total of four inputs. Similar connections are made to the second, third and fourth signal analyzers 202 2, 202 3 and 202 4, respectively. The results of the signal analyzers 202 n are passed on to a plurality ofmemory devices 204 n. - In the first subcircuit210 1, the first signal analyzer 202 1 receives data Vin and compares it to an upper detection threshold (Vref+) and sends the results to
first memory unit 204 1. A second signal analyzer 202 2 receives input from Vin and compares it to a lower detection threshold reference (Vref−). The result of the second signal analyzer 202 2 is passed on tosecond memory device 204 2. More specifically, each signal analyzer 202 n has two outputs (represented by the single output line shown). Eachmemory device 204 n has a non-inverting input D+ to accept one of the signal analyzer outputs and an inverting input D− to accept another of the signal analyzer outputs. Each of the plurality ofmemory devices 204 n is also provided with input that is correlated to the timing of the transmission system. In one embodiment, thememory devices 204 n are provided with input timing pulses at timing intervals that are half of the system clock rate (CLK/2). - The single CLK/2 line represents two clock inputs (CLK/2)+ and (CLK/2)− applied to each
memory device 204 n. The specific and strategic reason for designing the circuit with a complementary line configuration is that at the high operational speed of the circuit, it is easier to decide about the difference between two voltages (applied signals) than to decide about their absolute value. In other words, common mode distortions are more easily suppressed with the described configuration. The output of each of the plurality ofmemory units 204 n is provided to a selector unit 206 n. Specifically, and in one embodiment, the output fromfirst memory device 204 1 and the output ofsecond memory device 204 2 is provided to first selector 206 1. - The second subcircuit210 2 is similarly configured and wired as the first subcircuit 210 1. Specifically, a third signal analyzer 202 3 receives inputs from Vin and upper threshold reference Vref+ and outputs the results to
third memory device 204 3. Similarly, fourth signal analyzer 202 4 is provided with input from Vin and the lower detection threshold (Vref−). The output of fourth signal analyzer 202 4 is provided as input to afourth memory device 204 4. Each of the third andfourth memory devices fourth memory units - The selector206 from each subcircuit 210 n is crosswired to its counterpart in the other subcircuit. In this manner, each subcircuit 210 n is connected to its parallel counterpart so that each subcircuit controls the selection for the next bit in the other subcircuit 210 n. The output from each selector 206 1 and 206 2 is provided as input to first and second
secondary memory units secondary memory unit 208 1 is provided with an input clock signal one half the clock rate of the transmission system (CLK/2). Secondsecondary memory unit 208 2 is provided with an input clock signal one half the clock rate of the transmission system but at 180° out of phase with the first subcircuit 210 1 ({overscore (CLK)}/2). Accordingly, if the input data pulse at Vin is an odd clock valued data pulse, its recovered output can be found at Vout1. If incoming data Vin is an even clock valued data pulse, the output can be found out at Vout2. Effectively, each subcircuit 210 n divides the data recovery tasks so that each subcircuit 210 n is only working at one half the system clock rate (CLK typically 10, 20 Gbits/s or higher). - The
DFE 200 of FIG. 2a, is created using a plurality of switching and logic components. In one embodiment, theDFE 200 is realized using an enhancement-depletion AlGaAs/GaAs HEMT technology with a 0.2 μ gate length and a threshold frequency of about 60 GHz. Optionally, theDFE 200 is built in source-coupled FET logic for better common-mode noise rejection and high speed circuit operation. Differential coplanar waveguides are implemented on a single chip for providing both clock pulses and data pulses to thecircuit 200. In one particular example, theentire DFE circuit 200 comprises approximately 310 FETs on a chip area of approximately 2.5 mm2 and operates at a power consumption level of approximately 1.9 W. Accordingly, the subject invention has the capabilities of providing differential feedback equalization to a 20 Gbits/s signal. This design takes advantage of parallel signal processing which reduces electrical bandwidth requirements of the circuit while increasing the gain of a received signal with greater accuracy then previously realizable. One skilled in the art can also understand that since the typical delays associated with a basic feedback loop configuration have been eliminated, incoming signal rates of up to 20 Gbits/s and higher can be processed with the same or better results than the processing of slower signals in the conventional manner. - Another embodiment of the invention is seen in FIG. 2b depicting an
optical receiver 250 incorporating theDFE 200. Specifically,optical receiver 250 receives a train of broad spectrum (WDM) optical data pulses from transmission,line 252. The pulses are provided to ademultiplexer 254 which segregates the broad spectrum pulses into individual wavelength pulses. The optical receiver may or may not incorporate a single broad spectrum or individual wavelength amplifiers (not shown, but understood by those skilled in the art) to improve incoming pulse quality prior to further processing. Subsequent to demultiplexing, the individual wavelength pulses are provided to a plurality ofconverters 256 which convert the optical signal into an electrical signal (a logical “1” or “0”). These electrical signals are then provided to a plurality of DFE's 200 for analysis and data recovery as described to provide a plurality of data recoveredelectrical signals 258. - There are several types of optical data receivers, which can benefit from the above-identified DFE. More specifically, two basic types of optical data receivers are a PIN receiver and an optically pre-amplified receiver. Typically, PIN receivers include, among other components, a photodiode for receiving optical data signals from a transmission line followed by an electrical amplifier. Such a receiver configuration introduces a certain amount of terminal noise into the received signal prior to threshold detection (or recovery); hence, such a receiver requires a relatively higher degree of received power than an optically pre-amplified receiver. The optically pre-amplified receiver contains, among other components, an optical amplifier which receives optical data signals from a transmission line and amplifies them. Subsequent to optical pre-amplification, the received data signal is passed through a band-pass filter (BPF) so as to filter undesirable optical components and sharpen the received signal. Subsequent to band-pass filtering, the received signal is passed to a photodiode which converts the optical signal into an electrical signal.
- The performance gain of a PIN and optically pre-amplified receivers with implemented DFE is described as follows. For PIN receivers, symbol independent thermal noise is the main noise source. For optically pre-amplified receivers, the signal-ASE beat noise becomes dominant. Consequently there will be different performance gains for DFE operation in both receiver types. The amount of InterSymbol Interference (ISI) in both receivers in the examples was the same. For the purpose of equalization gain estimation, FIG. 4 shows an eye diagram400 of an ISI distorted NRZ signal. For a PIN receiver, the Q factor of the unequalized signal is given by
-
-
- where XASE is a parameter that describes the signal ASE beat noise. When assuming that IImax and Imin are proportional to each other, the penalty reduction in the case of the optically pre-amplified receiver is expected to be twice than that for the PIN receiver. Also the ISI amount can be estimated after the penalty is measured.
- In one example, a 20 Gb/s signal was generated by polarization multiplexing of two orthogonally polarized and de-correlated 10 Gb/s 33% RZ data streams. By time interleaving of the 231−1 PRBS data streams with 50 ps phase offset the ISI was minimized. A lightwave converter with relative small electrical bandwidth was used to detect the 20 Gb/s signal. After launching the signal to the decision circuit that included a 2:1 electrical de-mux, the bit error rate measurement was performed at 10 Gb/s data rate. FIG. 3 depicts graphs denoting the characteristics of each type of receiver described above. Specifically, FIG. 3a shows a
graph 300 plotting received power of a PIN receiver versus the bit error rate (in logarithmic scale). FIG. 3b depicts agraph 310 plotting received power of an optically pre-amplified receiver versus the bit error rate (in logarithmic scale). First line 302 (corresponding to the star data points) denote the received power versus bit error rate with a DFE equipped PIN receiver, while a line at 304 (corresponding to the square data points) reflects the same characteristics without DFE. Inspection readily reveals that it is possible to lower the power of a transmitted data signal to the PIN receiver simply by virtue of DFE recovery techniques as described in the subject invention. Similarly, FIG. 3b shows similar lines for a pre-amplified receiver. That is, line 306 (corresponding to the star data points) reveals a lower power of a transmitted signal to the optically pre-amplified receiver with DFE than that of a line at 308 (corresponding to the square data points) of such receiver not using DFE. Specifically, the gain from feedback equalization from the subject invention was about 3 DB for the PIN receiver and about twice that for the optically pre-amplified receiver. This is in good agreement with the derivations. The experimental result estimates the ISI to be about 50% (0.5 Imax≈Imin) in front of the decision element without feedback operation. From this we conclude the overall electrical bandwidth of the front end to be around 10 GHz. Accordingly, the results shown herein indicate that there is an improvement in systems using the DFE of the subject invention in that the received power of a transmitted data signal can be reduced and yet still maintain accurate data recovery. - Although various embodiments that incorporate the teachings of the present invention have been shown and described in detail herein, those skilled in the art can readily devise many other varied embodiments that still incorporate these teachings.
Claims (15)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/424,964 US7254343B2 (en) | 2003-04-28 | 2003-04-28 | Method and apparatus for data recovery in an optical transmission system |
US10/942,342 US7805083B2 (en) | 2003-04-28 | 2004-09-16 | Method and apparatus for data recovery in an optical transmission system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/424,964 US7254343B2 (en) | 2003-04-28 | 2003-04-28 | Method and apparatus for data recovery in an optical transmission system |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/942,342 Continuation-In-Part US7805083B2 (en) | 2003-04-28 | 2004-09-16 | Method and apparatus for data recovery in an optical transmission system |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040213586A1 true US20040213586A1 (en) | 2004-10-28 |
US7254343B2 US7254343B2 (en) | 2007-08-07 |
Family
ID=33299438
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/424,964 Active 2025-02-16 US7254343B2 (en) | 2003-04-28 | 2003-04-28 | Method and apparatus for data recovery in an optical transmission system |
Country Status (1)
Country | Link |
---|---|
US (1) | US7254343B2 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050191059A1 (en) * | 2004-01-12 | 2005-09-01 | Clariphy | Use of low-speed components in high-speed optical fiber transceivers |
US20070109533A1 (en) * | 2005-11-17 | 2007-05-17 | San-Liang Lee | Apparatus and method of non-sampling-based Q-factor measuring |
GB2435569A (en) * | 2006-02-28 | 2007-08-29 | Phyworks Ltd | Decision feedback equalizer adaption |
EP2134008A1 (en) | 2008-06-11 | 2009-12-16 | Alcatel Lucent | Half rate electrical equalizer for optical modulation formats with alternating polarization |
US7697603B1 (en) * | 2004-10-18 | 2010-04-13 | Altera Corporation | Methods and apparatus for equalization in high-speed backplane data communication |
CN110162854A (en) * | 2019-05-09 | 2019-08-23 | 重庆大学 | A kind of high-speed adaptive decision feedback equalizer |
US20220179749A1 (en) * | 2019-08-28 | 2022-06-09 | Huawei Technologies Co., Ltd. | Backup processing method and server |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7924925B2 (en) * | 2006-02-24 | 2011-04-12 | Freescale Semiconductor, Inc. | Flexible macroblock ordering with reduced data traffic and power consumption |
US7782935B1 (en) * | 2006-08-31 | 2010-08-24 | Altera Corporation | Half-rate DFE with duplicate path for high data-rate operation |
US7924912B1 (en) * | 2006-11-01 | 2011-04-12 | Xilinx, Inc. | Method and apparatus for a unified signaling decision feedback equalizer |
US8942319B2 (en) | 2010-04-08 | 2015-01-27 | Rambus Inc. | Partial response equalizer and related method |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4789994A (en) * | 1987-08-12 | 1988-12-06 | American Telephone And Telegraph Company, At&T Bell Laboratories | Adaptive equalizer using precursor error signal for convergence control |
US6430715B1 (en) * | 1999-09-17 | 2002-08-06 | Digital Lightwave, Inc. | Protocol and bit rate independent test system |
US20020122504A1 (en) * | 2001-01-04 | 2002-09-05 | Koninklijke Philips Electronics N.V. | Receiver having a variable threshold slicer stage and a method of updating the threshold levels of the slicer stage |
US20020167707A1 (en) * | 2001-04-26 | 2002-11-14 | Hirotaka Oomori | Data regenerator and optical receiver |
US20030170022A1 (en) * | 2002-03-06 | 2003-09-11 | Lucent Technologies Inc. | Method and apparatus for improved jitter tolerance |
-
2003
- 2003-04-28 US US10/424,964 patent/US7254343B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4789994A (en) * | 1987-08-12 | 1988-12-06 | American Telephone And Telegraph Company, At&T Bell Laboratories | Adaptive equalizer using precursor error signal for convergence control |
US6430715B1 (en) * | 1999-09-17 | 2002-08-06 | Digital Lightwave, Inc. | Protocol and bit rate independent test system |
US20020122504A1 (en) * | 2001-01-04 | 2002-09-05 | Koninklijke Philips Electronics N.V. | Receiver having a variable threshold slicer stage and a method of updating the threshold levels of the slicer stage |
US20020167707A1 (en) * | 2001-04-26 | 2002-11-14 | Hirotaka Oomori | Data regenerator and optical receiver |
US20030170022A1 (en) * | 2002-03-06 | 2003-09-11 | Lucent Technologies Inc. | Method and apparatus for improved jitter tolerance |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050191059A1 (en) * | 2004-01-12 | 2005-09-01 | Clariphy | Use of low-speed components in high-speed optical fiber transceivers |
US7697603B1 (en) * | 2004-10-18 | 2010-04-13 | Altera Corporation | Methods and apparatus for equalization in high-speed backplane data communication |
US20070109533A1 (en) * | 2005-11-17 | 2007-05-17 | San-Liang Lee | Apparatus and method of non-sampling-based Q-factor measuring |
US7576846B2 (en) * | 2005-11-17 | 2009-08-18 | Industrial Technology Research Institute | Apparatus and method of non-sampling-based Q-factor measuring |
GB2435569A (en) * | 2006-02-28 | 2007-08-29 | Phyworks Ltd | Decision feedback equalizer adaption |
US20070201547A1 (en) * | 2006-02-28 | 2007-08-30 | Phyworks Limited | Decision feedback equalizer adaptation |
EP2134008A1 (en) | 2008-06-11 | 2009-12-16 | Alcatel Lucent | Half rate electrical equalizer for optical modulation formats with alternating polarization |
CN110162854A (en) * | 2019-05-09 | 2019-08-23 | 重庆大学 | A kind of high-speed adaptive decision feedback equalizer |
US20220179749A1 (en) * | 2019-08-28 | 2022-06-09 | Huawei Technologies Co., Ltd. | Backup processing method and server |
US11971786B2 (en) * | 2019-08-28 | 2024-04-30 | Huawei Technologies Co., Ltd. | Backup processing method and server |
Also Published As
Publication number | Publication date |
---|---|
US7254343B2 (en) | 2007-08-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Carena et al. | Statistical characterization of PM-QPSK signals after propagation in uncompensated fiber links | |
US20080152363A1 (en) | Polarization tracking and signal equalization for optical receivers configured for on-off keying or pulse amplitude modulation signaling | |
US7254343B2 (en) | Method and apparatus for data recovery in an optical transmission system | |
US8903255B2 (en) | Polarization-multiplexed signal receiver, polarization multiplexing system and polarization-multiplexed signal receiving method | |
US20100008663A1 (en) | Method and arrangements for determining the optical signal-to-noise ratio for an optical transmission system | |
US10382157B1 (en) | Methods and apparatus for adaptive compensation of signal bandwidth narrowing through finite impulse response filters | |
JP5239868B2 (en) | Optical receiving apparatus and optical receiving method | |
EP2641344B1 (en) | Multi-stage polarization mode dispersion compensation | |
US7805083B2 (en) | Method and apparatus for data recovery in an optical transmission system | |
US20080158034A1 (en) | Parallel Processed Electronic Dispersion Control | |
US8639127B2 (en) | Method and apparatus for improved jitter tolerance | |
Diniz et al. | Joint IQ skew and chromatic dispersion estimation for coherent optical communication receivers | |
US20070140706A1 (en) | Optimum sample spacing in over-sampled maximum likelihood sequence estimation receivers | |
Stamoulias et al. | FPGA implementation of an MLSE equalizer in 10Gb/s optical links | |
Bosco et al. | Performance analysis of MLSE receivers based on the square-root metric | |
Glentis et al. | Performance evaluation of decision feedback equalizers in fiber communication links | |
US7154665B2 (en) | Optical performance monitoring using a semiconductor optical amplifier | |
Binh et al. | MLSE equalizers for frequency discrimination receiver of MSK óptical transmission system | |
Bosco et al. | An exact analysis of RZ versus NRZ sensitivity in ASE noise limited optical systems | |
Bosco et al. | Experimental demonstration of a novel update algorithm in Stokes space for adaptive equalization in coherent receivers | |
Le | Single-ended Coherent Receivers: From DC-coupled to AC-coupled Photodetectors | |
WO2009128059A1 (en) | Technique for detection of optical data signals | |
Zhou et al. | Bit-rate identification using asynchronous delayed sampling | |
CN101444018A (en) | Signal quality detector | |
Yu | On the decision-feedback equalizer in optically amplified direct-detection systems |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LUCENT TECHNOLOGIES INC., NEW JERSEY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GU, ZHENG;MOELLER, LOTHAR BENEDICT ERHARD JOSEF;THIEDE, ANDREAS;REEL/FRAME:014019/0157;SIGNING DATES FROM 20030422 TO 20030423 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CREDIT SUISSE AG, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:ALCATEL-LUCENT USA INC.;REEL/FRAME:030510/0627 Effective date: 20130130 |
|
AS | Assignment |
Owner name: ALCATEL-LUCENT USA INC., NEW JERSEY Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG;REEL/FRAME:033950/0001 Effective date: 20140819 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |