US20040174201A1 - Buffer circuit with programmable switching thresholds - Google Patents
Buffer circuit with programmable switching thresholds Download PDFInfo
- Publication number
- US20040174201A1 US20040174201A1 US10/376,395 US37639503A US2004174201A1 US 20040174201 A1 US20040174201 A1 US 20040174201A1 US 37639503 A US37639503 A US 37639503A US 2004174201 A1 US2004174201 A1 US 2004174201A1
- Authority
- US
- United States
- Prior art keywords
- level
- coupled
- node
- switching threshold
- volts
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0021—Modifications of threshold
- H03K19/0027—Modifications of threshold in field effect transistor circuits
Definitions
- the present invention relates to semiconductor devices and, more particularly, to buffer circuits for interfacing between different logic families.
- CMOS complementary metal-oxide-semiconductor
- TTL logic circuits are specified to have a “zero logic level” from zero to 0.8 volt, and a “one logic level” from two volts to five volts.
- a buffer circuit is specified to have a switching threshold of 1.4 volts, which is the middle of the TTL switching range.
- CMOS logic circuits operate with a supply voltage up to about sixteen volts, and the logic levels are percentages of the supply voltage, with voltage levels from ground to 30% of the supply voltage being a “zero logic level” and voltage levels from 70% of the supply voltage to the supply voltage being a “one logic level”.
- the supply voltage is 3.3 volts, which is a common level in modern low power systems
- a “zero logic level” has a range of zero to 0.55 volts
- a “one logic level” has a range of 2.75 volts to 3.3 volts.
- a circuit receiving CMOS logic levels has a voltage threshold of fifty percent of the supply voltage or 1.65 volts for a 3.3 volt supply voltage.
- FIG. 1 is a block diagram illustrating a first electronic system including a buffer circuit
- FIG. 2 is a block diagram illustrating a second electronic system showing the buffer circuit
- FIG. 3 is a circuit diagram of the buffer circuit
- FIG. 4 is a timing diagram showing waveforms of the buffer circuit.
- FIG. 1 is a block diagram of a portion of a first wireless communications system including a MPU 51 , a buffer circuit 100 and a memory 53 .
- MPU 51 is configured as a CMOS circuit operating at standard TTL logic levels. That is, MPU 51 produces data referred to as a logic signal or an input signal S SI , to buffer circuit 100 having a logic high level greater than two volts and a logic low level less than 0.8 volts.
- Buffer circuit 100 receives a supply voltage V CC at a supply pin or terminal 40 and has a supply pin 14 for biasing to ground potential.
- a select pin 10 is coupled to supply voltage V CC to provide a selection signal S FI that sets a first switching threshold, called a first value V THRESH1 , of buffer circuit 100 .
- a first switching threshold called a first value V THRESH1
- FIG. 2 is a block diagram of a portion of a second wireless communications system showing the buffer circuit 100 receiving input signal S SI from the memory 53 and providing output signal S OS to MPU 51 .
- MPU 51 provides TTL level output signals and memory 53 is configured to receive CMOS level signals.
- the buffer circuit 100 has the select pin 10 is coupled to ground to set the switching threshold of buffer circuit 100 to a second value V THRESH2 .
- V THRESH2 When input signal S SI , transitions through the second value V THRESH2 , the output signal S OS of the buffer circuit switches.
- FIG. 3 is a schematic diagram showing the buffer circuit 100 in further detail, including a logic gate 6 , a switch 41 and a level shifter 43 .
- Buffer circuit 100 is fabricated on a semiconductor die and housed in a standard five-pin package 35 for connecting to external circuitry.
- the pins of package 35 include select pin 10 for receiving the selection signal S FI , input pin 7 for receiving the second input signal S SI , output pin 19 for providing the output signal S OS , ground pin 14 and supply pin 40 for coupling to a supply voltage V CC .
- the buffer circuit 100 does not include an inverter 16 .
- the switching threshold at input pin 7 is selectable with selection signal S FI , between first value V THRESH1 and second value V THRESH2 .
- Logic gate 6 is made using a p-channel metal-oxide-semiconductor (PMOS) transistor 2 and an n-channel metal-oxide-semiconductor (NMOS) transistor 3 .
- PMOS transistor 2 and NMOS transistor 3 have their respective gate electrodes 8 and 9 coupled together at the input pin 7 , and their respective drain electrodes 15 and 22 coupled together at an output node 20 .
- the source electrode 36 of NMOS transistor 3 is coupled to ground, and the source electrode 23 of PMOS transistor 2 is coupled to a supply terminal, called a biasing node 12 .
- the switching threshold of the logic gate 6 is established during processing of the die by forming the lengths and widths of the channels of PMOS transistor 2 and NMOS transistor 3 to achieve a switching threshold of about half the voltage at the biasing node 12 .
- the channel width of PMOS transistor 2 is about seventy micrometers, and the channel length is about 0.35 micrometers.
- the channel width of NMOS transistor 3 is about fifteen micrometers, and the channel length is about 0.35 micrometers.
- the sub-micrometer channel lengths of PMOS transistor 2 and NMOS transistor 3 allow logic gate 6 to be formed in a small die area.
- the well regions of the PMOS transistor 2 and NMOS transistor 3 are respectively coupled to the supply voltage V CC and ground.
- Level-shifter 43 includes an NMOS transistor 13 and a current source 45 providing a current I LS
- the level-shifter 13 level shifts supply voltage V CC to provide a node voltage V 12 at the biasing node 12 .
- Current I LS is routed through level-shifter 13 in order to provide a stable and predictable shifted level for node voltage V 12 that is less than supply voltage V CC at biasing node 12 .
- current I LS is established with the parasitic leakage currents flowing through parasitic junction capacitance C PAR connected to node 12 , and is enhanced by connecting a junction of level shifter 13 such as a well region of transistor 43 to ground.
- current source 45 is configured in a standard fashion to produce current I LS at a value of, for example, fifty nanoamperes.
- NMOS transistor 43 is configured to operate with a predetermined threshold V t to level shift or offset node voltage V 12 by a predetermined amount from supply voltage V CC .
- the threshold V t of transistor 43 can be adjusted to change the magnitude of the level shift.
- Threshold V t is established during fabrication by varying processing parameters such as threshold implant and gate oxide thickness without degrading other operating parameters or reliability of the buffer circuit 100 .
- the channel width of transistor 43 is about twenty micrometers, the channel length is about 0.35 micrometers, and threshold V t is about one volt.
- Switch 1 is configured as a PMOS transistor 41 , which has a source electrode 37 and a well region coupled at supply pin 40 to the supply voltage V CC , and a drain electrode 11 coupled to a source electrode 23 of PMOS transistor 2 and the source electrode 24 of the transistor 43 .
- the gate electrode 4 of the transistor 41 is coupled to the select pin 10 for receiving the selection signal S FI .
- selection signal S FI is set at the supply voltage V CC
- switch 1 turns “off”, and becomes an open circuit between supply pin 40 and the biasing node 12 .
- selection signal S FI is set at ground, switch 1 turns “on”, and the biasing node 12 is coupled to the supply voltage V CC through switch 1 .
- select pin 10 may be driven by external logic to set the potential of biasing node 12 dynamically or may be hard wired to ground or V CC to set the biasing node 12 voltage to a fixed value.
- the channel width of the switch 1 is about 70.0 micrometers and the channel length is about 0.35 micrometers, and the sub-micrometer channel length provides a small die area.
- Inverter 16 comprises a standard CMOS inverting output stage with an input 27 coupled to the output node 20 of the logic gate 6 to sufficiently drive external circuitry.
- the inverter 16 provides the output signal S OS at output pin 19 , and is powered from the supply voltage V CC and is coupled to ground.
- buffer circuit 100 shows waveforms of selected nodes of buffer circuit 100 .
- supply voltage V CC 3.3 volts
- selection signal S FI is set to a logic high level of 3.3 volts
- input signal S SI is logic low at ground potential. Therefore, switch 1 is turned off and current I LS flows through level shifter 13 to offset node voltage V 12 to a level of, for example, one volt lower than V CC , or about 2.8 volts.
- threshold voltage V THRESH1 of logic gate 6 is about two volts.
- Output signal S OS is logic low.
- input signal S SI makes a transition from about one volt back to ground potential.
- input signal S IS makes a transition from 1.5 volts to ground to switch output signal S OS .
- selection signal S FI makes a transition from high to low, turning on switch 1 to route current I LS through switch 1 and pull biasing node 12 to the potential of V CC , or 3.3 volts.
- input signal S SI makes a transition from ground potential to 1.5 volts, which is less than the level of V THRESH2 , so logic gate 6 does not switch, and output signal S OS remains low.
- input signal SS I makes a transition from 2.0 volts to ground to switch output signal S OS .
- the buffer circuit has a small size and therefore easily adaptable for fitting into a standard, low cost five-pin package.
- the present invention easily can be configured to establish switching thresholds for other logic families by adjusting the manufacturing process to alter the threshold of a level shifting device during fabrication.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Abstract
Description
- The present invention relates to semiconductor devices and, more particularly, to buffer circuits for interfacing between different logic families.
- Many electronic systems use buffer circuits to interface between devices from different logic families. For example, a buffer circuit may be used to interface between a transistor-transistor logic (TTL) microprocessor unit (MPU) and a complementary metal-oxide-semiconductor (CMOS) memory device. The CMOS and TTL logic families have distinct switching thresholds in order to operate with the maximum noise immunity.
- TTL logic circuits are specified to have a “zero logic level” from zero to 0.8 volt, and a “one logic level” from two volts to five volts. In order to provide a high noise immunity, a buffer circuit is specified to have a switching threshold of 1.4 volts, which is the middle of the TTL switching range.
- CMOS logic circuits operate with a supply voltage up to about sixteen volts, and the logic levels are percentages of the supply voltage, with voltage levels from ground to 30% of the supply voltage being a “zero logic level” and voltage levels from 70% of the supply voltage to the supply voltage being a “one logic level”. Hence, if the supply voltage is 3.3 volts, which is a common level in modern low power systems, a “zero logic level” has a range of zero to 0.55 volts, and a “one logic level” has a range of 2.75 volts to 3.3 volts. Typically, a circuit receiving CMOS logic levels has a voltage threshold of fifty percent of the supply voltage or 1.65 volts for a 3.3 volt supply voltage.
- Most previous buffer circuits have a single switching threshold that is set to a level of one logic family. Thus, two different buffer circuits, each specified to receive signals from one logic family, are required in order for the MPU and memory circuits to transfer data to each other. The two buffer circuits require the manufacturing of two distinct semiconductor die, which requires the tracking of two part numbers and reduces the economies of scale and therefore increases the cost of each buffer circuit.
- Hence, there is a need in the industry for a single buffer circuit that can be programmed for two distinct switching thresholds.
- FIG. 1 is a block diagram illustrating a first electronic system including a buffer circuit;
- FIG. 2 is a block diagram illustrating a second electronic system showing the buffer circuit;
- FIG. 3 is a circuit diagram of the buffer circuit; and
- FIG. 4 is a timing diagram showing waveforms of the buffer circuit.
- In the figures, elements having the same reference numbers have similar functionality.
- FIG. 1 is a block diagram of a portion of a first wireless communications system including a
MPU 51, abuffer circuit 100 and amemory 53. - MPU51 is configured as a CMOS circuit operating at standard TTL logic levels. That is, MPU 51 produces data referred to as a logic signal or an input signal SSI, to
buffer circuit 100 having a logic high level greater than two volts and a logic low level less than 0.8 volts. -
Buffer circuit 100 operates from a supply voltage VCC=3.3 volts, and has aninput 7 that receives logic input signal SSI, and translates SSI, into CMOS logic levels to provide a logic output signal SOS to amemory 53, which operates with a high noise immunity when its input signals are CMOS level signals. -
Buffer circuit 100 receives a supply voltage VCC at a supply pin orterminal 40 and has asupply pin 14 for biasing to ground potential. Aselect pin 10 is coupled to supply voltage VCC to provide a selection signal SFI that sets a first switching threshold, called a first value VTHRESH1, ofbuffer circuit 100. During a logic transition, when the level of input signal SSI, transitions through the first value VTHRESH1, output signal SOS changes state. - FIG. 2 is a block diagram of a portion of a second wireless communications system showing the
buffer circuit 100 receiving input signal SSI from thememory 53 and providing output signal SOS toMPU 51. MPU 51 provides TTL level output signals andmemory 53 is configured to receive CMOS level signals. In order to provide a high noise immunity, thebuffer circuit 100 has theselect pin 10 is coupled to ground to set the switching threshold ofbuffer circuit 100 to a second value VTHRESH2. When input signal SSI, transitions through the second value VTHRESH2, the output signal SOS of the buffer circuit switches. - FIG. 3 is a schematic diagram showing the
buffer circuit 100 in further detail, including alogic gate 6, aswitch 41 and alevel shifter 43.Buffer circuit 100 is fabricated on a semiconductor die and housed in a standard five-pin package 35 for connecting to external circuitry. The pins ofpackage 35 includeselect pin 10 for receiving the selection signal SFI,input pin 7 for receiving the second input signal SSI,output pin 19 for providing the output signal SOS,ground pin 14 and supplypin 40 for coupling to a supply voltage VCC. In alternate embodiment, thebuffer circuit 100 does not include aninverter 16. The switching threshold atinput pin 7 is selectable with selection signal SFI, between first value VTHRESH1 and second value VTHRESH2. -
Logic gate 6 is made using a p-channel metal-oxide-semiconductor (PMOS)transistor 2 and an n-channel metal-oxide-semiconductor (NMOS)transistor 3.PMOS transistor 2 andNMOS transistor 3 have theirrespective gate electrodes input pin 7, and theirrespective drain electrodes output node 20. Thesource electrode 36 ofNMOS transistor 3 is coupled to ground, and thesource electrode 23 ofPMOS transistor 2 is coupled to a supply terminal, called abiasing node 12. The switching threshold of thelogic gate 6 is established during processing of the die by forming the lengths and widths of the channels ofPMOS transistor 2 andNMOS transistor 3 to achieve a switching threshold of about half the voltage at thebiasing node 12. In one embodiment, the channel width ofPMOS transistor 2 is about seventy micrometers, and the channel length is about 0.35 micrometers. In another embodiment, the channel width ofNMOS transistor 3 is about fifteen micrometers, and the channel length is about 0.35 micrometers. The sub-micrometer channel lengths ofPMOS transistor 2 andNMOS transistor 3 allowlogic gate 6 to be formed in a small die area. The well regions of thePMOS transistor 2 andNMOS transistor 3 are respectively coupled to the supply voltage VCC and ground. - Level-
shifter 43 includes anNMOS transistor 13 and acurrent source 45 providing a current ILS The level-shifter 13 level shifts supply voltage VCC to provide a node voltage V12 at thebiasing node 12. Current ILS is routed through level-shifter 13 in order to provide a stable and predictable shifted level for node voltage V12 that is less than supply voltage VCC atbiasing node 12. In one embodiment, current ILSis established with the parasitic leakage currents flowing through parasitic junction capacitance CPAR connected tonode 12, and is enhanced by connecting a junction oflevel shifter 13 such as a well region oftransistor 43 to ground. In an alternate embodiment,current source 45 is configured in a standard fashion to produce current ILS at a value of, for example, fifty nanoamperes. When the supply voltage VCC is applied to thedrain 26 andgate 25 electrodes, inversion is promoted, and the current ILS flows through thesource electrode 24 to charge at thebiasing node 12. -
NMOS transistor 43 is configured to operate with a predetermined threshold Vt to level shift or offset node voltage V12 by a predetermined amount from supply voltage VCC. The threshold Vt oftransistor 43 can be adjusted to change the magnitude of the level shift. Threshold Vt is established during fabrication by varying processing parameters such as threshold implant and gate oxide thickness without degrading other operating parameters or reliability of thebuffer circuit 100. In one embodiment, the channel width oftransistor 43 is about twenty micrometers, the channel length is about 0.35 micrometers, and threshold Vt is about one volt. -
Switch 1 is configured as aPMOS transistor 41, which has asource electrode 37 and a well region coupled atsupply pin 40 to the supply voltage VCC, and adrain electrode 11 coupled to asource electrode 23 ofPMOS transistor 2 and thesource electrode 24 of thetransistor 43. Thegate electrode 4 of thetransistor 41 is coupled to theselect pin 10 for receiving the selection signal SFI. When selection signal SFI is set at the supply voltage VCC,switch 1 turns “off”, and becomes an open circuit betweensupply pin 40 and thebiasing node 12. When selection signal SFI is set at ground,switch 1 turns “on”, and thebiasing node 12 is coupled to the supply voltage VCC throughswitch 1. In a system,select pin 10 may be driven by external logic to set the potential ofbiasing node 12 dynamically or may be hard wired to ground or VCC to set thebiasing node 12 voltage to a fixed value. In one embodiment, the channel width of theswitch 1 is about 70.0 micrometers and the channel length is about 0.35 micrometers, and the sub-micrometer channel length provides a small die area. -
Inverter 16 comprises a standard CMOS inverting output stage with aninput 27 coupled to theoutput node 20 of thelogic gate 6 to sufficiently drive external circuitry. Theinverter 16 provides the output signal SOS atoutput pin 19, and is powered from the supply voltage VCC and is coupled to ground. - The operation of
buffer circuit 100 can be seen by referring to the timing diagram of FIG. 4, which shows waveforms of selected nodes ofbuffer circuit 100. Initially, assume supply voltage VCC=3.3 volts, selection signal SFI, is set to a logic high level of 3.3 volts, input signal SSI, is logic low at ground potential. Therefore,switch 1 is turned off and current ILS flows throughlevel shifter 13 to offset node voltage V12 to a level of, for example, one volt lower than VCC, or about 2.8 volts. Hence, threshold voltage VTHRESH1 oflogic gate 6 is about two volts. Output signal SOS is logic low. - At time T0, input signal SSI makes a transition from ground potential to one volt. Since one volt is less than the level of VTHRESH1,
logic gate 6 does not switch, and output signal SOS remains low. - At time T1, input signal SSI makes a transition from about one volt back to ground potential.
- At time T2, input signal SSI, makes a transition from ground potential to 1.5 volts, thereby exceeding the level of VTHRESH1 and switching
logic gate 6. Hence, output signal SOS switches with a low to high transition as shown. - At time T3, input signal SIS makes a transition from 1.5 volts to ground to switch output signal SOS.
- At time T4, selection signal SFI makes a transition from high to low, turning on
switch 1 to route current ILS throughswitch 1 and pull biasingnode 12 to the potential of VCC, or 3.3 volts. The increased level of biasingnode 12 increases the switching threshold oflogic gate 6 to a value of VTHRESH2=1.65 volts. - At time T5, input signal SSI makes a transition from ground potential to 1.5 volts, which is less than the level of VTHRESH2, so
logic gate 6 does not switch, and output signal SOS remains low. - At time T6, input signal SSI, makes a transition from 1.5 volts to ground but output signal SOS does not switch.
- At time T7, input signal SSI, makes a transition from ground potential to 2.0 volts, which exceeds the level of VTHRESH2 and switches
logic gate 6. Hence, output signal SOS switches with a low to high transition as shown. - At time T8, input signal SSI makes a transition from 2.0 volts to ground to switch output signal SOS.
- In summary, the present invention provides an integrated translator, or buffer circuit, having a logic gate with a node biased to a power supply voltage that sets a first value of a switching threshold. A level-shifter is coupled between the node and the power supply voltage for modifying the switching threshold to a second value. A switch is coupled across the level-shifter and operates in response to a selection signal for selecting between the first and second values of the voltage threshold. The ability to switch between logic thresholds provides the maximum noise immunity in systems incorporating circuitry from multiple logic families and allows system manufacturers to purchase, inventory and use a single buffer circuit instead of multiple buffers circuits. In addition, semiconductor manufacturers can produce a single buffer circuit at a higher volume, thereby reducing the manufacturing cost by providing greater economies of scale. Moreover, the buffer circuit has a small size and therefore easily adaptable for fitting into a standard, low cost five-pin package. Although shown in an embodiment that accommodates the TTL and CMOS logic families, the present invention easily can be configured to establish switching thresholds for other logic families by adjusting the manufacturing process to alter the threshold of a level shifting device during fabrication.
Claims (17)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/376,395 US6798267B1 (en) | 2003-03-03 | 2003-03-03 | Buffer circuit with programmable switching thresholds |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/376,395 US6798267B1 (en) | 2003-03-03 | 2003-03-03 | Buffer circuit with programmable switching thresholds |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040174201A1 true US20040174201A1 (en) | 2004-09-09 |
US6798267B1 US6798267B1 (en) | 2004-09-28 |
Family
ID=32926300
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/376,395 Expired - Fee Related US6798267B1 (en) | 2003-03-03 | 2003-03-03 | Buffer circuit with programmable switching thresholds |
Country Status (1)
Country | Link |
---|---|
US (1) | US6798267B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110025734A1 (en) * | 2009-07-29 | 2011-02-03 | Samsung Electronics Co., Ltd. | Level Shifters and Display Devices Using the Same |
US20180109260A1 (en) * | 2016-10-17 | 2018-04-19 | Kabushiki Kaisha Tokai-Rika-Denki-Seisakusho | Level shifter |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102545875B (en) * | 2011-11-29 | 2014-04-16 | 福建三元达软件有限公司 | Level identification switching circuit |
US10090309B1 (en) | 2017-04-27 | 2018-10-02 | Ememory Technology Inc. | Nonvolatile memory cell capable of improving program performance |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6175251B1 (en) * | 1992-04-14 | 2001-01-16 | Hitachi, Ltd. | Semiconductor integrated circuit device having power reduction |
US6255867B1 (en) * | 2000-02-23 | 2001-07-03 | Pericom Semiconductor Corp. | CMOS output buffer with feedback control on sources of pre-driver stage |
US6573781B1 (en) * | 1999-09-07 | 2003-06-03 | Siemens Aktiengesellschaft | Method for the operation of an electronic circuit utilizing two different voltage levels and electronic circuit |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4999529A (en) | 1989-06-30 | 1991-03-12 | At&T Bell Laboratories | Programmable logic level input buffer |
-
2003
- 2003-03-03 US US10/376,395 patent/US6798267B1/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6175251B1 (en) * | 1992-04-14 | 2001-01-16 | Hitachi, Ltd. | Semiconductor integrated circuit device having power reduction |
US6573781B1 (en) * | 1999-09-07 | 2003-06-03 | Siemens Aktiengesellschaft | Method for the operation of an electronic circuit utilizing two different voltage levels and electronic circuit |
US6255867B1 (en) * | 2000-02-23 | 2001-07-03 | Pericom Semiconductor Corp. | CMOS output buffer with feedback control on sources of pre-driver stage |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110025734A1 (en) * | 2009-07-29 | 2011-02-03 | Samsung Electronics Co., Ltd. | Level Shifters and Display Devices Using the Same |
US8471803B2 (en) * | 2009-07-29 | 2013-06-25 | Samsung Electronics Co., Ltd. | Level shifters including circuitry for reducing short circuits and display devices using the same |
US20180109260A1 (en) * | 2016-10-17 | 2018-04-19 | Kabushiki Kaisha Tokai-Rika-Denki-Seisakusho | Level shifter |
US10312913B2 (en) * | 2016-10-17 | 2019-06-04 | Kabushiki Kaisha Tokai-Rika-Denki-Seisakusho | Level shifter |
Also Published As
Publication number | Publication date |
---|---|
US6798267B1 (en) | 2004-09-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6064227A (en) | Output buffer circuit having low breakdown voltage | |
EP0493873B1 (en) | CMOS output buffer circuit with ground bounce reduction | |
US6819142B2 (en) | Circuit for transforming a differential mode signal into a single ended signal with reduced standby current consumption | |
US6593795B2 (en) | Level adjustment circuit and data output circuit thereof | |
US6870413B1 (en) | Schmitt trigger circuit with adjustable trip point voltages | |
JP3031313B2 (en) | Semiconductor circuit | |
US6911860B1 (en) | On/off reference voltage switch for multiple I/O standards | |
US5097148A (en) | Integrated circuit buffer with improved drive capability | |
EP1717955A1 (en) | Buffer circuit | |
KR100308208B1 (en) | Input circuit of semiconductor integrated circuit device | |
US6172524B1 (en) | Data input buffer | |
KR100266628B1 (en) | Input buffer circuit | |
US6483340B2 (en) | High integration-capable output buffer circuit unaffected by manufacturing process fluctuations or changes in use | |
US6476638B1 (en) | Input driver circuit with adjustable trip point for multiple input voltage standards | |
US10447269B1 (en) | Level shifter | |
US6798267B1 (en) | Buffer circuit with programmable switching thresholds | |
KR100759775B1 (en) | Input/output buffer circuit | |
US5418477A (en) | Data output buffer pull-down circuit for TTL interface | |
US6833749B2 (en) | System and method for obtaining hysteresis through body substrate control | |
KR100191880B1 (en) | Output circuit for gunning transceiver logic | |
EP1537666A2 (en) | Supply voltage modulation circuit for mos transistors, reconfigurable logic device and method of processing an input signal to a logic circuit | |
JP2004112453A (en) | Signal transmission apparatus | |
US6426658B1 (en) | Buffers with reduced voltage input/output signals | |
US20020180495A1 (en) | CMOS output circuit | |
US6175598B1 (en) | Output noise control scheme for multiple I/O's |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENSTS INDUSTRIES, L.L.C., ARIZ Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ROBERTS, DARYL;ZLOTNICK, FREDRICK;REEL/FRAME:013833/0943 Effective date: 20030227 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:014830/0212 Effective date: 20030923 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:019795/0808 Effective date: 20070906 Owner name: JPMORGAN CHASE BANK, N.A.,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:019795/0808 Effective date: 20070906 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST;ASSIGNOR:JPMORGAN CHASE BANK, N.A.;REEL/FRAME:033686/0092 Effective date: 20100511 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:038620/0087 Effective date: 20160415 |
|
REMI | Maintenance fee reminder mailed | ||
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 |
|
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20160928 |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 |