US20030228750A1 - Method for improving adhesion of a low k dielectric to a barrier layer - Google Patents

Method for improving adhesion of a low k dielectric to a barrier layer Download PDF

Info

Publication number
US20030228750A1
US20030228750A1 US10/165,739 US16573902A US2003228750A1 US 20030228750 A1 US20030228750 A1 US 20030228750A1 US 16573902 A US16573902 A US 16573902A US 2003228750 A1 US2003228750 A1 US 2003228750A1
Authority
US
United States
Prior art keywords
layer
low
dielectric
copper
sealing layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/165,739
Other versions
US6649512B1 (en
Inventor
Shyh-Dar Lee
Chen-Chiu Hsue
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Marlin Semiconductor Ltd
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US10/165,739 priority Critical patent/US6649512B1/en
Assigned to SILICON INTEGRATED SYSTEMS CORP. reassignment SILICON INTEGRATED SYSTEMS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HSUE, CHEN-CHIU, LEE, SHYH-DAR
Application granted granted Critical
Publication of US6649512B1 publication Critical patent/US6649512B1/en
Publication of US20030228750A1 publication Critical patent/US20030228750A1/en
Assigned to UNITED MICROELECTRONICS CORP. reassignment UNITED MICROELECTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SILICON INTEGRATED SYSTEMS CORP.
Assigned to MARLIN SEMICONDUCTOR LIMITED reassignment MARLIN SEMICONDUCTOR LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: UNITED MICROELECTRONICS CORPORATION
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
    • H01L21/76826—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by contacting the layer with gases, liquids or plasmas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76832—Multiple layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors

Definitions

  • the invention relates to the fabrication of semiconductor devices, and more particularly to a method for improving adhesion of a low k dielectric to a barrier layer in the damascene process.
  • Copper has disadvantages when compared to aluminum that must be overcome. For example, copper is much more susceptible to oxidation during processing. Copper also tends to diffuse into adjacent materials, including dielectrics. To use copper for interconnections, therefore, it is necessary to encapsulate the copper in barrier materials.
  • this sealing layer (also called a cap layer, or an encapsulation layer) overlying the copper is composed of silicon nitride, though other materials are used.
  • FIG. 1 is a cross-section showing a dual damascene wiring according to the prior art.
  • a semiconductor substrate 100 and an insulating layer 102 are depicted. Interconnection trenches are formed in the insulating layer 102 , and a copper layer 104 has been deposited overlying the insulating layer 102 and filling the trenches. The excess copper layer 104 is then polished back to the insulating layer 102 by chemical mechanical polishing (CMP). Thereafter, a sealing layer 106 is deposited. A low k dielectric layer 108 having dual damascene structures is formed on the sealing layer 106 .
  • CMP chemical mechanical polishing
  • a copper layer 110 is deposited overlying the low k dielectric layer 108 and filling the dual damascene structures.
  • the copper layer 110 in the dual damascene-structures is connected to the copper interconnect 104 through removal of part of the sealing layer 106 , as shown in FIG. 1.
  • the excess copper layer 110 is then polished back to the low k dielectric layer 108 by CMP.
  • This sealing layer 106 typically silicon nitride (SiN), serves as a metal barrier layer to prevent the copper atoms from the layers 104 , 110 diffusing into insulating layer 102 and the low k dielectric layer 108 .
  • the sealing layer 106 can be used as an etch stop layer for a dual damascene process.
  • the sealing layer between the low k dielectric and copper interconnects creates reliability problems such as copper line-to-line electronic migration (EM) and time dependent dielectric breakdown (TDDB) between copper lines.
  • EM copper line-to-line electronic migration
  • TDDB time dependent dielectric breakdown
  • an additional dielectric layer will be deposited over the sealing layer.
  • the deposition of the dielectric layer produces stress, which can crack or break the sealing layer.
  • poor adhesion between the sealing layer and dielectric layers causes the dielectric layer to peel from the sealing layer. The peeling of the dielectric layer creates a path for copper to diffuse outward and for moisture or other contaminates to diffuse inward.
  • An aspect of this invention is to provide a method for forming a barrier layer between a low k dielectric and metal interconnects, comprising the steps of: providing a substrate covered by an insulating layer having the metal interconnects; forming a sealing layer on the metal interconnects and the insulating layer; performing a plasma treatment on the sealing layer by a reaction gas including at least one of CO 2 , NH 3 , NO 2 , SiH 4 , trimethylsilane (3MS), and tetramethylsilane (4MS); and forming a low k dielectric layer on the sealing layer.
  • the sealing layer is composed of SiN, SiC, SiCH, SiCO or SiCN.
  • Another aspect of this invention is to provide a method for forming a barrier layer between a low k dielectric and metal interconnects, comprising the steps of: providing a substrate covered by an insulating layer having the metal interconnects; forming a sealing layer on the metal interconnects and the insulating layer; forming an adhesion layer on the sealing layer; and forming a low k dielectric layer on the adhesion layer.
  • the sealing layer is composed of SiN, SiC, SiCH, SiCO or SiCN.
  • the adhesion layer is formed by chemical vapor deposition using a reaction gas including at least one of CO 2 , NH 3 , NO 2 , SiH 4 . 3MS, and 4MS or is formed by coating silicate solution.
  • FIG. 1 is a sectional diagram showing a dual damascene wiring according to the prior art.
  • FIGS. 2 a - 2 d are sectional diagrams showing a dual damascene wiring according to the first embodiment of the present invention.
  • FIGS. 3 a - 3 d are sectional diagrams showing a dual damascene wiring according to the second embodiment of the present invention.
  • FIGS. 2 a - 2 d and FIGS. 3 a - 3 d Embodiments of the present invention are now described with FIGS. 2 a - 2 d and FIGS. 3 a - 3 d.
  • FIGS. 2 a - 2 d show a dual damascene wiring according to the first embodiment of the present invention.
  • a substrate 200 is provided.
  • the substrate 200 is understood to possibly include a semiconductor wafer, and active and passive devices formed within the wafer.
  • a smooth substrate 200 is shown to simplify the diagram.
  • An insulating layer 202 such as an oxide layer or organanosilicate glass (OSG) is deposited on the substrate 200 .
  • Interconnection trenches are formed in the insulating layer 202 , and a metal layer 204 such as a copper layer has been deposited overlying the insulating layer 202 and filling the trenches.
  • the excess copper layer 204 is then polished back to the insulating layer 102 by CMP to form copper interconnects 204 in the insulating layer 202 .
  • OSG organanosilicate glass
  • a sealing layer has been deposited on the copper interconnects 204 and the insulating layer 202 .
  • the sealing layer is SiN, and can be SiC, SiCH, SiCO or SiCN.
  • a plasma treatment is performed on the sealing layer by a reaction gas including at least one of CO 2 , NH 3 , NO 2 , SiH 4 , trimethylsilane (3MS), and tetramethylsilane (4MS) to create active sites on the surface of the sealing layer as indicated 206 a .
  • the flow rates of CO 2 , NH 3 , NO 2 , SiH 4 , 3MS, and 4MS are, respectively, 500 ⁇ 1500 sccm, 1500 ⁇ 3500 sccm, 500 ⁇ 1500 sccm, 500 ⁇ 1500 sccm, 500 ⁇ 2500 sccm and 500 ⁇ 2500 sccm.
  • a low k dielectric layer 208 such as SilK, FLARE, and PAE2, having dual damascene structures is formed on the sealing layer 206 a.
  • a copper layer 210 is deposited overlying the low k dielectric layer 208 and filling the dual damascene structures.
  • the copper layer 210 in the dual damascene structures is connected to the copper interconnects 204 through removal of part of the sealing layer 206 a.
  • the excess copper layer 210 is then polished back to the low k dielectric layer 208 by CMP to form the copper interconnect 210 in the low k dielectric layer 208 .
  • the sealing layer 206 a serves as a metal barrier layer to prevent the copper atoms from the layers 204 , 210 diffusing into insulating layer 202 and the low k dielectric layer 208 , and can be used as an etch stop layer for a dual damascene process. Since the active sites on the surface of the sealing layer 206 a react with the low k dielectric layer 208 , the adhesion of the low k dielectric layer 208 and sealing layer 206 a can be improved. Thus, according to the invention, the low k dielectric layer peeling from the sealing after subsequent CMP can be prevented. That is, reliability problems due to the poor adhesion between the sealing layer and low k dielectric layer can be eliminated.
  • FIGS. 3 a - 3 d show a dual damascene wiring according to the second embodiment of the present invention.
  • a substrate 200 is provided.
  • An insulating layer 202 such as an oxide layer or organanosilicate glass (OSG) is deposited on the substrate 200 .
  • Interconnection trenches are formed in the insulating layer 202 , and a metal layer 204 such as a copper layer has been deposited overlying the insulating layer 202 and filling the trenches.
  • the excess copper layer 204 is then polished back to the insulating layer 102 by CMP to form copper interconnects 204 in the insulating layer 202 .
  • OSG organanosilicate glass
  • a sealing layer 206 such as SiN, SiC, SiCH, SiCO or SiCN, is deposited on the copper interconnects 204 and the insulating layer 202 . Thereafter, an adhesion layer 207 is deposited on the sealing layer 20 .
  • an adhesion layer 207 is deposited on the sealing layer 20 .
  • the thickness of the adhesion layer 207 formed by CVD is about 100 ⁇ 200 angstroms, and that formed by coating silicate solution is about 1000 ⁇ 2000 angstroms.
  • a low k dielectric layer 208 such as SILK, FLARE, and PAE2, having dual damascene structures is formed on the adhesion layer 207 .
  • a copper layer 210 is deposited overlying the low k dielectric layer 208 and filled the dual damascene structures.
  • the copper layer 210 in the dual damascene structures is connected to the copper interconnects 204 through removal of part of adhesion layer 207 and the underlying sealing layer 206 .
  • the excess copper layer 210 is then polished back to the low k dielectric layer 208 by CMP to form the copper interconnect 210 in the low k dielectric layer 208 .
  • the adhesion layer 207 and the sealing layer 206 as a composite barrier layer, and can increase the adhesion with the low k dielectric layer. That is, it has advantages as well as the first embodiment of the invention.
  • the adhesion layer can be used as a protective layer to prevent the sealing layer damage by stress during the low k dielectric layer is deposited.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

A method for improving adhesion of a low k dielectric to a barrier layer. A substrate covered by an insulating layer having copper interconnects is provided. A sealing layer is formed on the copper interconnects and the insulating layer. A plasma treatment is performed on the sealing layer by a reaction gas including at least one of CO2, NH3, NO2, SiH4, trimethylsilane, and tetramethylsilane. A low k dielectric layer is formed on the sealing layer.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The invention relates to the fabrication of semiconductor devices, and more particularly to a method for improving adhesion of a low k dielectric to a barrier layer in the damascene process. [0002]
  • 2. Description of the Related Art [0003]
  • As integrated circuit feature sizes continue to decrease, it has become advantageous to construct metal connections of copper instead of aluminum. Copper has a lower resistivity than aluminum, and therefore can form higher speed connections for a given line width. [0004]
  • Copper has disadvantages when compared to aluminum that must be overcome. For example, copper is much more susceptible to oxidation during processing. Copper also tends to diffuse into adjacent materials, including dielectrics. To use copper for interconnections, therefore, it is necessary to encapsulate the copper in barrier materials. [0005]
  • It is common in the art to deposit a barrier of a metal material after the copper layer is deposited, typically called a sealing layer. Typically in the art, this sealing layer (also called a cap layer, or an encapsulation layer) overlying the copper is composed of silicon nitride, though other materials are used. [0006]
  • FIG. 1 is a cross-section showing a dual damascene wiring according to the prior art. A [0007] semiconductor substrate 100 and an insulating layer 102 are depicted. Interconnection trenches are formed in the insulating layer 102, and a copper layer 104 has been deposited overlying the insulating layer 102 and filling the trenches. The excess copper layer 104 is then polished back to the insulating layer 102 by chemical mechanical polishing (CMP). Thereafter, a sealing layer 106 is deposited. A low k dielectric layer 108 having dual damascene structures is formed on the sealing layer 106.
  • Also, a [0008] copper layer 110 is deposited overlying the low k dielectric layer 108 and filling the dual damascene structures. Herein, the copper layer 110 in the dual damascene-structures is connected to the copper interconnect 104 through removal of part of the sealing layer 106, as shown in FIG. 1. The excess copper layer 110 is then polished back to the low k dielectric layer 108 by CMP.
  • This [0009] sealing layer 106, typically silicon nitride (SiN), serves as a metal barrier layer to prevent the copper atoms from the layers 104,110 diffusing into insulating layer 102 and the low k dielectric layer 108. In addition, the sealing layer 106 can be used as an etch stop layer for a dual damascene process.
  • However, the sealing layer between the low k dielectric and copper interconnects creates reliability problems such as copper line-to-line electronic migration (EM) and time dependent dielectric breakdown (TDDB) between copper lines. For example, after being deposited onto the copper surface, an additional dielectric layer will be deposited over the sealing layer. The deposition of the dielectric layer produces stress, which can crack or break the sealing layer. Moreover, in the subsequent CMP of dual damascene process, poor adhesion between the sealing layer and dielectric layers causes the dielectric layer to peel from the sealing layer. The peeling of the dielectric layer creates a path for copper to diffuse outward and for moisture or other contaminates to diffuse inward. [0010]
    • SUMMARY OF THE INVENTION
  • Accordingly, it is an object of the present invention to perform a plasma treatment on a sealing layer to enhance adhesion between the low k dielectric layer and the sealing layer. [0011]
  • It is another object of the invention to form an adhesion layer between the low k dielectric layer and the sealing layer to prevent sealing layer damage during formation of the low k dielectric layer and peeling of the low k dielectric layer after subsequent CMP. [0012]
  • An aspect of this invention is to provide a method for forming a barrier layer between a low k dielectric and metal interconnects, comprising the steps of: providing a substrate covered by an insulating layer having the metal interconnects; forming a sealing layer on the metal interconnects and the insulating layer; performing a plasma treatment on the sealing layer by a reaction gas including at least one of CO[0013] 2, NH3, NO2, SiH4, trimethylsilane (3MS), and tetramethylsilane (4MS); and forming a low k dielectric layer on the sealing layer. The sealing layer is composed of SiN, SiC, SiCH, SiCO or SiCN.
  • Another aspect of this invention is to provide a method for forming a barrier layer between a low k dielectric and metal interconnects, comprising the steps of: providing a substrate covered by an insulating layer having the metal interconnects; forming a sealing layer on the metal interconnects and the insulating layer; forming an adhesion layer on the sealing layer; and forming a low k dielectric layer on the adhesion layer. The sealing layer is composed of SiN, SiC, SiCH, SiCO or SiCN. Moreover, the adhesion layer is formed by chemical vapor deposition using a reaction gas including at least one of CO[0014] 2, NH3, NO2, SiH4. 3MS, and 4MS or is formed by coating silicate solution.
    •  BRIEF DESCRIPTION OF THE DRAWINGS
  • The present invention can be more fully understood by reading the subsequent detailed description in conjunction with the examples and references made to the accompanying drawings, wherein: [0015]
  • FIG. 1 is a sectional diagram showing a dual damascene wiring according to the prior art. [0016]
  • FIGS. 2[0017] a-2 d are sectional diagrams showing a dual damascene wiring according to the first embodiment of the present invention.
  • FIGS. 3[0018] a-3 d are sectional diagrams showing a dual damascene wiring according to the second embodiment of the present invention.
    • DETAILED DESCRIPTION OF THE INVENTION
  • Embodiments of the present invention are now described with FIGS. 2[0019] a-2 d and FIGS. 3a-3 d.
  • FIGS. 2[0020] a-2 d show a dual damascene wiring according to the first embodiment of the present invention. In FIG. 2a, a substrate 200 is provided. The substrate 200 is understood to possibly include a semiconductor wafer, and active and passive devices formed within the wafer. Herein, a smooth substrate 200 is shown to simplify the diagram. An insulating layer 202 such as an oxide layer or organanosilicate glass (OSG) is deposited on the substrate 200. Interconnection trenches are formed in the insulating layer 202, and a metal layer 204 such as a copper layer has been deposited overlying the insulating layer 202 and filling the trenches. The excess copper layer 204 is then polished back to the insulating layer 102 by CMP to form copper interconnects 204 in the insulating layer 202.
  • In FIG. 2[0021] b, a sealing layer has been deposited on the copper interconnects 204 and the insulating layer 202. In this embodiment, the sealing layer is SiN, and can be SiC, SiCH, SiCO or SiCN. Thereafter, a plasma treatment is performed on the sealing layer by a reaction gas including at least one of CO2, NH3, NO2, SiH4, trimethylsilane (3MS), and tetramethylsilane (4MS) to create active sites on the surface of the sealing layer as indicated 206 a. Herein, the flow rates of CO2, NH3, NO2, SiH4, 3MS, and 4MS are, respectively, 500˜1500 sccm, 1500˜3500 sccm, 500˜1500 sccm, 500˜1500 sccm, 500˜2500 sccm and 500˜2500 sccm.
  • In FIG. 2[0022] c, a low k dielectric layer 208, such as SilK, FLARE, and PAE2, having dual damascene structures is formed on the sealing layer 206 a. Subsequently, a copper layer 210 is deposited overlying the low k dielectric layer 208 and filling the dual damascene structures. Herein, the copper layer 210 in the dual damascene structures is connected to the copper interconnects 204 through removal of part of the sealing layer 206 a.
  • In FIG. 2[0023] d, the excess copper layer 210 is then polished back to the low k dielectric layer 208 by CMP to form the copper interconnect 210 in the low k dielectric layer 208.
  • As mentioned above, the [0024] sealing layer 206 a serves as a metal barrier layer to prevent the copper atoms from the layers 204, 210 diffusing into insulating layer 202 and the low k dielectric layer 208, and can be used as an etch stop layer for a dual damascene process. Since the active sites on the surface of the sealing layer 206 a react with the low k dielectric layer 208, the adhesion of the low k dielectric layer 208 and sealing layer 206 a can be improved. Thus, according to the invention, the low k dielectric layer peeling from the sealing after subsequent CMP can be prevented. That is, reliability problems due to the poor adhesion between the sealing layer and low k dielectric layer can be eliminated.
  • FIGS. 3[0025] a-3 d show a dual damascene wiring according to the second embodiment of the present invention. Herein, the same parts with the FIGS. 2a-2 d use the same symbols. In FIG. 3a, a substrate 200 is provided. An insulating layer 202 such as an oxide layer or organanosilicate glass (OSG) is deposited on the substrate 200. Interconnection trenches are formed in the insulating layer 202, and a metal layer 204 such as a copper layer has been deposited overlying the insulating layer 202 and filling the trenches. The excess copper layer 204 is then polished back to the insulating layer 102 by CMP to form copper interconnects 204 in the insulating layer 202.
  • In FIG. 3[0026] b, a sealing layer 206, such as SiN, SiC, SiCH, SiCO or SiCN, is deposited on the copper interconnects 204 and the insulating layer 202. Thereafter, an adhesion layer 207 is deposited on the sealing layer 20. In this embodiment, there are two approaches to form the adhesion layer 207. One is to use chemical vapor deposition (CVD) by a reaction gas including at least one of CO2, NH3, NO2, SiH4, 3MS, and 4MS, and the other is to coat silicate solution (serves as an adhesion promoter) on the sealing layer. The thickness of the adhesion layer 207 formed by CVD is about 100˜200 angstroms, and that formed by coating silicate solution is about 1000˜2000 angstroms.
  • In FIG. 3[0027] c, a low k dielectric layer 208, such as SILK, FLARE, and PAE2, having dual damascene structures is formed on the adhesion layer 207. Subsequently; a copper layer 210 is deposited overlying the low k dielectric layer 208 and filled the dual damascene structures. Also, the copper layer 210 in the dual damascene structures is connected to the copper interconnects 204 through removal of part of adhesion layer 207 and the underlying sealing layer 206.
  • In FIG. 3[0028] d, the excess copper layer 210 is then polished back to the low k dielectric layer 208 by CMP to form the copper interconnect 210 in the low k dielectric layer 208.
  • In this embodiment, the [0029] adhesion layer 207 and the sealing layer 206 as a composite barrier layer, and can increase the adhesion with the low k dielectric layer. That is, it has advantages as well as the first embodiment of the invention. In addition, the adhesion layer can be used as a protective layer to prevent the sealing layer damage by stress during the low k dielectric layer is deposited.
  • The foregoing description has been presented for purposes of illustration and description. Obvious modifications or variations are possible in light of the above teaching. The embodiments were chosen and described to provide the best illustration of the principles of this invention and its practical application to thereby enable those skilled in the art to utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. All such modifications and variations are within the scope of the present invention as determined by the appended claims when interpreted in accordance with the breadth to which they are fairly, legally, and equitably entitled. [0030]

Claims (18)

What is claimed is:
1. A method for forming a barrier layer between a low k dielectric and metal interconnects, comprising the steps of:
providing a substrate covered by an insulating layer having the metal interconnects;
forming a sealing layer on the metal interconnects and the insulating layer;
performing a plasma treatment on the sealing layer by a reaction gas including at least one of CO2, NH3, NO2, SiH4, trimethylsilane (3MS), and tetramethylsilane (4MS); and
forming a low k dielectric layer on the sealing layer.
2. The method as claimed in claim 1, wherein the insulating layer is composed of oxide or organosilicate glass (OSG).
3. The method as claimed in claim 1, wherein the sealing layer is composed of SiN, SiC, SiCH, SiCO or SiCN.
4. The method as claimed in claim 1, wherein the flow rate of CO2 is 500˜1500 sccm.
5. The method as claimed in claim 1, wherein the flow rate of NH3 is 1500˜3500 sccm.
6. The method as claimed in claim 1, wherein the flow rate of NO2 is 500˜1500 sccm.
7. The method as claimed in claim 1, wherein the flow rate of SiH4 is 500˜1500 sccm.
8. The method as claimed in claim 1, wherein the flow rate of 3MS is 500˜2500 sccm.
9. The method as claimed in claim 1, wherein the flow rate of 4MS is 500˜2500 sccm.
10. The method as claimed in claim 1, wherein the metal interconnects are composed of copper.
11. A method for forming a barrier layer between a low k dielectric and metal interconnects, comprising the steps of:
providing a substrate covered by an insulating layer having the metal interconnects;
forming a sealing layer on the metal interconnects and the insulating layer;
forming an adhesion layer on the sealing layer; and
forming a low k dielectric layer on the adhesion layer.
12. The method as claimed in claim 11, wherein the insulating layer is oxide or OSG.
13. The method as claimed in claim 11, wherein the sealing layer is composed of SiN, SiC, SiCH, SiCO or SiCN.
14. The method as claimed in claim 11, wherein the metal interconnects are composed of copper.
15. The method as claimed in claim 11, wherein the adhesion layer is formed by chemical vapor deposition using a reaction gas including at least one of CO2, NH3, NO2, SiH4, 3MS, and 4MS.
16. The method as claimed in claim 11, wherein the adhesion layer is formed by coating silicate solution.
17. The method as claimed in claim 15, wherein the thickness of the adhesion layer is 100˜200 angstroms.
18. The method as claimed in claim 16, wherein the thickness of the adhesion layer is 1000˜2000 angstroms.
US10/165,739 2002-06-07 2002-06-07 Method for improving adhesion of a low k dielectric to a barrier layer Expired - Lifetime US6649512B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/165,739 US6649512B1 (en) 2002-06-07 2002-06-07 Method for improving adhesion of a low k dielectric to a barrier layer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/165,739 US6649512B1 (en) 2002-06-07 2002-06-07 Method for improving adhesion of a low k dielectric to a barrier layer

Publications (2)

Publication Number Publication Date
US6649512B1 US6649512B1 (en) 2003-11-18
US20030228750A1 true US20030228750A1 (en) 2003-12-11

Family

ID=29419783

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/165,739 Expired - Lifetime US6649512B1 (en) 2002-06-07 2002-06-07 Method for improving adhesion of a low k dielectric to a barrier layer

Country Status (1)

Country Link
US (1) US6649512B1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050100682A1 (en) * 2003-11-06 2005-05-12 Tokyo Electron Limited Method for depositing materials on a substrate
US20070037388A1 (en) * 2005-07-29 2007-02-15 Joerg Hohage Method of forming an insulating capping layer for a copper metallization layer
US20070123044A1 (en) * 2005-11-30 2007-05-31 Joerg Hohage Method of forming an insulating capping layer for a copper metallization layer by using a silane reaction
US20110115088A1 (en) * 2009-11-19 2011-05-19 Taiwan Semiconductor Manufacturing Co., Ltd. Interconnect with flexible dielectric layer
CN102403220A (en) * 2010-09-17 2012-04-04 中芯国际集成电路制造(上海)有限公司 Preparation process of SiCN diffusion barrier layer
CN102468218A (en) * 2010-10-29 2012-05-23 中芯国际集成电路制造(北京)有限公司 Method for forming dual damascene structure and semiconductor device

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060068082A1 (en) * 2002-09-25 2006-03-30 Koninklijke Philips Electronics N.V. Method of electrostatic deposition
US20050062164A1 (en) * 2003-09-23 2005-03-24 Taiwan Semiconductor Manufacturing Co., Ltd. Method for improving time dependent dielectric breakdown lifetimes
JP2005217142A (en) * 2004-01-29 2005-08-11 Semiconductor Leading Edge Technologies Inc Process for fabricating semiconductor device
US7102232B2 (en) * 2004-04-19 2006-09-05 International Business Machines Corporation Structure to improve adhesion between top CVD low-k dielectric and dielectric capping layer
US20060009030A1 (en) * 2004-07-08 2006-01-12 Texas Instruments Incorporated Novel barrier integration scheme for high-reliability vias
US9087877B2 (en) * 2006-10-24 2015-07-21 Taiwan Semiconductor Manufacturing Company, Ltd. Low-k interconnect structures with reduced RC delay
US7682989B2 (en) * 2007-05-18 2010-03-23 Texas Instruments Incorporated Formation of a silicon oxide interface layer during silicon carbide etch stop deposition to promote better dielectric stack adhesion
US10157844B2 (en) * 2016-11-28 2018-12-18 Taiwan Semiconductor Manufacturing Co., Ltd. FinFET device having oxide layer among interlayer dielectric layer

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6071809A (en) * 1998-09-25 2000-06-06 Rockwell Semiconductor Systems, Inc. Methods for forming high-performing dual-damascene interconnect structures
US6509623B2 (en) * 2000-06-15 2003-01-21 Newport Fab, Llc Microelectronic air-gap structures and methods of forming the same
US6472306B1 (en) * 2000-09-05 2002-10-29 Industrial Technology Research Institute Method of forming a dual damascene opening using CVD Low-K material and spin-on-polymer
US6569777B1 (en) * 2002-10-02 2003-05-27 Taiwan Semiconductor Manufacturing Co., Ltd Plasma etching method to form dual damascene with improved via profile

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050100682A1 (en) * 2003-11-06 2005-05-12 Tokyo Electron Limited Method for depositing materials on a substrate
US20070037388A1 (en) * 2005-07-29 2007-02-15 Joerg Hohage Method of forming an insulating capping layer for a copper metallization layer
US7491638B2 (en) 2005-07-29 2009-02-17 Advanced Micro Devices, Inc. Method of forming an insulating capping layer for a copper metallization layer
US20070123044A1 (en) * 2005-11-30 2007-05-31 Joerg Hohage Method of forming an insulating capping layer for a copper metallization layer by using a silane reaction
US7678699B2 (en) * 2005-11-30 2010-03-16 Advanced Micro Devices, Inc. Method of forming an insulating capping layer for a copper metallization layer by using a silane reaction
US20110115088A1 (en) * 2009-11-19 2011-05-19 Taiwan Semiconductor Manufacturing Co., Ltd. Interconnect with flexible dielectric layer
CN102074549A (en) * 2009-11-19 2011-05-25 台湾积体电路制造股份有限公司 Interconnect with flexible dielectric layer
US8836127B2 (en) * 2009-11-19 2014-09-16 Taiwan Semiconductor Manufacturing Co., Ltd. Interconnect with flexible dielectric layer
CN102403220A (en) * 2010-09-17 2012-04-04 中芯国际集成电路制造(上海)有限公司 Preparation process of SiCN diffusion barrier layer
CN102468218A (en) * 2010-10-29 2012-05-23 中芯国际集成电路制造(北京)有限公司 Method for forming dual damascene structure and semiconductor device

Also Published As

Publication number Publication date
US6649512B1 (en) 2003-11-18

Similar Documents

Publication Publication Date Title
US6521523B2 (en) Method for forming selective protection layers on copper interconnects
US6914320B2 (en) Bilayer HDP CVD/PE CVD cap in advanced BEOL interconnect structures and method thereof
US6649512B1 (en) Method for improving adhesion of a low k dielectric to a barrier layer
US8828865B2 (en) Method of forming metal interconnections of semiconductor device
JPH1140671A (en) Process for forming semiconductor device
JP2000200832A (en) Formation of copper interconnection structure
US6667552B1 (en) Low dielectric metal silicide lined interconnection system
US6790778B1 (en) Method for capping over a copper layer
US20050067702A1 (en) Plasma surface modification and passivation of organo-silicate glass films for improved hardmask adhesion and optimal RIE processing
US6218282B1 (en) Method of forming low dielectric tungsten lined interconnection system
US7253524B2 (en) Copper interconnects
US7466027B2 (en) Interconnect structures with surfaces roughness improving liner and methods for fabricating the same
JP4558272B2 (en) Chrome adhesion layer for copper vias in low dielectric constant technology
JP2002203899A (en) Method for forming copper interconnection structure
US6586347B1 (en) Method and structure to improve the reliability of multilayer structures of FSG (F-doped SiO2) dielectric layers and metal layers in semiconductor integrated circuits
US6955998B2 (en) Method for forming low dielectric layer of semiconductor device
US20010018273A1 (en) Method of fabricating copper interconnecting line
US20090001577A1 (en) Metal line of semiconductor device with a triple layer diffusion barrier and method for forming the same
US6867135B1 (en) Via bottom copper/barrier interface improvement to resolve via electromigration and stress migration
EP1333484B1 (en) Interlayer between titanium nitride and high density plasma oxide
JP4747755B2 (en) Organic insulating film, manufacturing method thereof, and semiconductor device using organic insulating film
US20050062164A1 (en) Method for improving time dependent dielectric breakdown lifetimes
KR100467495B1 (en) Method for forming metal line of semiconductor device
KR20070048820A (en) Wiring structure in a semiconductor device and method of manufacturing the same
KR100815938B1 (en) Forming method for metal line in semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: SILICON INTEGRATED SYSTEMS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, SHYH-DAR;HSUE, CHEN-CHIU;REEL/FRAME:012986/0832;SIGNING DATES FROM 20020514 TO 20020515

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: UNITED MICROELECTRONICS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SILICON INTEGRATED SYSTEMS CORP.;REEL/FRAME:015621/0932

Effective date: 20050126

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: MARLIN SEMICONDUCTOR LIMITED, IRELAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UNITED MICROELECTRONICS CORPORATION;REEL/FRAME:056991/0292

Effective date: 20210618