US20030076177A1 - Phase locked loop with charge injection cancellation - Google Patents
Phase locked loop with charge injection cancellation Download PDFInfo
- Publication number
- US20030076177A1 US20030076177A1 US10/001,714 US171401A US2003076177A1 US 20030076177 A1 US20030076177 A1 US 20030076177A1 US 171401 A US171401 A US 171401A US 2003076177 A1 US2003076177 A1 US 2003076177A1
- Authority
- US
- United States
- Prior art keywords
- signal
- frequency signal
- phase locked
- locked loop
- difference
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000002347 injection Methods 0.000 title description 24
- 239000007924 injection Substances 0.000 title description 24
- 230000004044 response Effects 0.000 claims abstract description 24
- 238000005070 sampling Methods 0.000 claims description 13
- 238000000034 method Methods 0.000 claims description 6
- 230000008878 coupling Effects 0.000 claims description 4
- 238000010168 coupling process Methods 0.000 claims description 4
- 238000005859 coupling reaction Methods 0.000 claims description 4
- 230000001052 transient effect Effects 0.000 claims description 3
- 238000001914 filtration Methods 0.000 claims 5
- 239000003990 capacitor Substances 0.000 description 8
- 230000008859 change Effects 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 230000003071 parasitic effect Effects 0.000 description 5
- 230000006870 function Effects 0.000 description 3
- 239000002131 composite material Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000002238 attenuated effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000001151 other effect Effects 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
- H03L7/1075—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the loop filter, e.g. changing the gain, changing the bandwidth
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
Definitions
- the present invention relates generally to phase locked loops, and in particular to phase locked loops that have switched circuit elements to alter loop bandwidth and related characteristics.
- a phase locked loop is a negative feedback system that maintains a constant phase and zero frequency difference between a variable frequency and a reference frequency.
- Conventional PLL's include a phase detector element to compare the frequency and phase of an oscillator to that of the reference frequency. The oscillator is then controlled to maintain the constant phase and frequency difference.
- phase locked loop is therefore often designed with two control system bandwidths (or loop transfer functions): one is a very wide bandwidth that is used to rapidly tune the synthesizer away from the last locked frequency toward the new frequency, and the other is the final narrow bandwidth that is used to provide stable low noise operation during the time that the new frequency is being supplied and the communication channel is active.
- control system bandwidths or loop transfer functions
- one is a very wide bandwidth that is used to rapidly tune the synthesizer away from the last locked frequency toward the new frequency
- the other is the final narrow bandwidth that is used to provide stable low noise operation during the time that the new frequency is being supplied and the communication channel is active.
- construction of such a dual bandwidth phase locked loop generally requires the use of switches to alter circuit characteristics by selecting different circuit components such as resistors and capacitors.
- Charge injection Physically realizable switches and the associated circuits suffer from a phenomenon, known as “charge injection”, which introduces a disturbance into the other circuit elements at the time the switch is activated.
- Charge injection generally occurs as the result of the switch control signal entering the signal path via parasitic capacitive coupling.
- the resulting effect is the injection of an amount of charge equal to the voltage change in the control signal times the size of the parasitic capacitor.
- the disturbance caused by charge injection may form a new limitation on the speed of the phase locked loop tuning because the disturbance must be resolved by the slower narrow bandwidth PLL control system.
- a system and method for generating a phase locked loop output frequency signal includes a controlled oscillator to generate the output frequency signal in response to a tune signal.
- a phase detector generates an error signal representing a difference between a reference frequency signal and the output frequency signal.
- a loop filter having a filter characteristic, filters the error signal and generates the tune signal.
- the loop filter includes a bandwidth switching circuit to vary the filter characteristic.
- a charge cancellation circuit is coupled to the loop filter. In response to the error signal, the charge cancellation circuit cancels errors associated with the bandwidth switching circuit.
- FIG. 1 illustrates a block diagram of a phase locked loop with bandwidth control in accordance with the teachings of the invention
- FIG. 2 illustrates a circuit diagram of an embodiment of a phase locked loop with bandwidth control in accordance with the teachings of the invention.
- FIG. 3 illustrates a set of waveforms corresponding to the phase locked loop of the invention.
- a phase locked loop (PLL) 10 according to the present invention is shown.
- the PLL 10 includes a controlled oscillator 14 for generating an output frequency signal in response to a tuning signal.
- a feedback frequency divider 16 senses the output frequency signal and generates a divided frequency signal.
- a feedback frequency divider 16 is preferably included in the PLL 10 , the scope of the invention does not require the inclusion of a feedback frequency divider.
- a phase detector 18 compares the frequency and phase of the divided frequency signal to the frequency and phase of a reference frequency signal and generates an error signal to represent the difference between the reference frequency signal and the divided frequency signal.
- a loop filter 12 coupled to the phase detector 18 generates the tuning signal from the error signal.
- the loop filter 12 attenuates noise and high frequency components that are present in the error signal.
- the loop filter 12 includes at least one bandwidth switching circuit 19 to control the bandwidth mode of the loop filter 12 .
- a mode signal 20 controls the bandwidth switching circuit 19 to select the filter bandwidth mode.
- a charge cancellation circuit 22 coupled from the phase detector 18 to the loop filter 12 generates a cancellation charge that is of a similar nature to that generated by the switching of the bandwidth switching circuit 19 with opposite sign. The opposing cancellation charge is injected into the loop filter 12 to cancel the effects of charge injection caused by the bandwidth switching circuit 19 .
- the charge cancellation circuit 22 takes a sample of a voltage within the PLL 10 that represents phase error at a time when the transient phase error due to charge injection is expected to be at a maximum, such as shortly after the bandwidth switching circuit 19 has been exercised and the time response of the narrow bandwidth mode PLL transfer function is at a maximum. A non-zero sample value is taken as an indication that a charge injection response is present. The sample is used to increment a memory element 25 that controls the amplitude of the cancellation charge.
- the PLL 10 is regularly commanded to tune from frequency to frequency, or, at least, can be regularly commanded to exercise the bandwidth switching circuit 19 even if the PLL output frequency is not actually commanded to change.
- This regular operation of the bandwidth switching circuit 19 gives the charge cancellation circuit 22 regular opportunities to examine and compensate for the effect of charge injection.
- the examination opportunities are sufficiently frequent so that changes in the circuit operating characteristics can be compensated for by the charge cancellation circuit 22 .
- changing operating characteristics include the effects of temperature drift on charge injection, leakage current changes in the memory element, and component variations in the charge cancellation circuit 22 .
- phase detector 18 such as mixer-based phase detectors that generate a difference signal that comprises an AC component with a DC offset, wherein the DC offset indicates the amount of the difference and the frequency of the AC component is related to frequencies of the detected signals.
- the error signal is preferably directly coupled to the charge cancellation circuit 22 which samples the error signal a predetermined delay time after the PLL 10 changes bandwidth mode.
- the error signal is sampled at approximately the same instant within each cycle so that the AC component of the signal is negated, leaving the DC offset as the error signal.
- a low pass filter 23 may be inserted between the phase detector 18 and the charge cancellation circuit 22 to attenuate the AC signal.
- phase detector generates a difference signal that is comprised of a series of pulses that correspond to the difference.
- the duration of an error signal pulse reflects the magnitude of the difference in the phases of the signals.
- the error signal pulse is converted to a voltage level by an element such as a low pass filter. The voltage level represents the magnitude of the difference.
- the phase locked loop 30 includes a loop filter 32 , a voltage controlled oscillator 34 , a feedback frequency divider 36 , a phase detector 38 , and a charge cancellation circuit 42 .
- the loop filter 32 includes an amplifier with bandwidth switching circuits 39 a and 39 b coupled across respectively the input circuit and the feedback circuit.
- a mode signal 40 controls the switching of the bandwidth switching circuits 39 a and 39 b to change the filter characteristic to either wide bandwidth or narrow bandwidth.
- undesirable charge injection is typically introduced through the parasitic capacitance of the associated switches.
- two bandwidth switching circuits 39 a and 39 b are used, it is within the scope of the invention to use one or more bandwidth switching circuits to control the filter attenuation characteristics.
- the loop filter bandwidth may be controlled by bandwidth switching circuits 39 that are in series or shunt with other resistors/capacitors of the loop filter 32 .
- loop filters comprised of passive components with bandwidth switching circuits and single order to multi-order filters that are either active or passive.
- the phase detector 38 generates a difference signal that is comprised of a series of pulses that correspond to the difference.
- the duration of a difference signal pulse reflects the magnitude of the difference in the phases of the signals.
- the difference signal is filtered by a detector filter (not shown) to provide an error signal in which the high frequency components have been attenuated
- the charge cancellation circuit 42 includes a sampling switch 47 that is controlled by a sampling signal 41 that preferably takes a sample of a voltage within the PLL 30 that represents phase error at a time when the transient phase error should be at a maximum such as shortly after the bandwidth switching elements have been exercised and the time response of the narrow bandwidth PLL transfer function is at a maximum.
- the sampling switch 47 is preferably coupled to the phase detector 38 to sample the error signal that is generated by the phase detector 38 .
- the sampling switch 47 is preferably a field effect transistor (FET), however, the scope of the invention includes using other controllable devices such as bipolar junction transistors.
- a memory device 45 stores the voltage level of the sampled error pulse until another sample is received.
- the scope of the invention includes using both digital memory devices as well as analog memory devices.
- the memory device forms the sum of the value of the present sample with the values of all prior samples in the manner of an accumulator or integrator.
- the memory device 45 in the presently preferred embodiment is an amplifier configured as an integrator. In response to receiving the error signal, the integrator generates an output voltage that is increased or decreased in proportion to the charge created by the voltage level of the error signal and the pulse duration of the sampling signal.
- the output voltage of the memory device 45 is coupled to a pulse generator 46 .
- the pulse generator 46 forms a charge pulse from the memory device output voltage.
- the charge pulse is injected into the loop filter 32 to compensate for undesirable charge injection from the bandwidth switching circuits 39 a and 39 b.
- the pulse generator 46 includes a resistor 48 and capacitor 49 in series with a shunt switch 50 .
- the charge pulse from the pulse generator 46 is coupled into the PLL 30 prior to the controlled oscillator 34 .
- the charge pulse is coupled into the loop filter 32 at approximately the circuit location where the bandwidth switching circuits 39 inject undesirable charge.
- FIG. 2 shows only one charge cancellation circuit 42 , in the presently preferred embodiment the charge cancellation circuit 42 is implemented twice in order to individually cancel the unique disturbances created by the two unique bandwidth control switches 39 a and 39 b.
- the charge pulse from one such circuit is injected into the feedback network of the loop filter 32 (depicted by the solid line shown connected to capacitor 49 ) and the charge pulse from the other cancellation circuit is injected into the input network of the loop filter 32 (depicted by the dashed line shown connected to capacitor 49 ).
- the sampling switch 47 samples the error signal from the phase detector 38 at approximately the moment when the loop response to parasitic charge injection is expected. A non-zero sample value is taken as an indication that a charge injection response is present and the sample is used to increment the memory device 45 .
- the PLL 30 is regularly commanded to tune from frequency to frequency, or at least is regularly commanded to exercise the bandwidth switching circuits 39 even if the PLL output frequency is not actually commanded to change.
- This regular operation of the bandwidth switching circuits 39 a and 39 b gives the charge cancellation circuit 42 regular opportunities to examine the effect of charge injection and update the memory device 45 that controls the amount of cancellation charge.
- the update opportunities are sufficiently frequent to compensate for changes in the charge injection (due to temperature drift or other effects), operating characteristics of the memory device 45 (such as leakage in a capacitor), and changes in the charge cancellation circuit 42 .
- the sampled error signal provides an error voltage to the memory device 45 , which arrives at a voltage sufficient to produce an equal and opposite charge injection from the pulse generator 46 .
- the cancellation loop reaches a steady state solution when the error voltage is near zero and the pulse amplitude and resulting charge injection balances the original charge injection.
- the sampling element, the integrator, the charge pulse circuit, and the PLL's response to charge injection together form a feedback control system loop and that the action of this loop does not substantially interfere with the proper operation of the phase locked loop control system.
- the loop is a first order loop but the scope of the invention includes other types of loops with higher orders which might be used, for example, to allow compensation of charge injection phenomena that change rapidly.
- the bandwidth of the loop must also be set lower than the rate of sampling to avoid instability.
- the bandwidth of the loop must be sufficiently low to reject the influence of any high frequency AC or noise present in the samples, such that the loop achieves a steady average response that matches the parasitic charge injection.
- the first waveform shows the mode signal 40 during a switching event from a wideband PLL mode to a narrowband mode. This event produces the PLL phase error responses shown in the second and third waveforms 60 and 62 .
- the second waveform 60 illustrates the response due to charge injection at the virtual ground of the PLL loop filter op-amp.
- the third waveform 62 illustrates the response due to injection between the feedback resistor and capacitor of the PLL loop filter 32 .
- the response time corresponds to approximately one loop time constant.
- a fourth waveform 64 is the composite of the second and third waveforms 60 and 62 , and is the actual waveform that is present at the phase detector output.
- the fifth waveform 66 is the sampling signal 41 used for one cancellation loop that corrects the error response illustrated in the second waveform 60 . It detects the amplitude of the initial fast rise in the composite waveform 64 .
- the sixth waveform 68 is the sampling signal 41 used for a second cancellation loop that corrects the third waveform 62 error response.
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates generally to phase locked loops, and in particular to phase locked loops that have switched circuit elements to alter loop bandwidth and related characteristics.
- 2. Discussion of the Related Art
- A phase locked loop (PLL) is a negative feedback system that maintains a constant phase and zero frequency difference between a variable frequency and a reference frequency. Conventional PLL's include a phase detector element to compare the frequency and phase of an oscillator to that of the reference frequency. The oscillator is then controlled to maintain the constant phase and frequency difference.
- The speed with which the phase locked loop can transition from one lock point (or frequency) to the next is a limiting performance factor in many applications. The phase locked loop is therefore often designed with two control system bandwidths (or loop transfer functions): one is a very wide bandwidth that is used to rapidly tune the synthesizer away from the last locked frequency toward the new frequency, and the other is the final narrow bandwidth that is used to provide stable low noise operation during the time that the new frequency is being supplied and the communication channel is active. However, construction of such a dual bandwidth phase locked loop generally requires the use of switches to alter circuit characteristics by selecting different circuit components such as resistors and capacitors. Physically realizable switches and the associated circuits suffer from a phenomenon, known as “charge injection”, which introduces a disturbance into the other circuit elements at the time the switch is activated. Charge injection generally occurs as the result of the switch control signal entering the signal path via parasitic capacitive coupling. The resulting effect is the injection of an amount of charge equal to the voltage change in the control signal times the size of the parasitic capacitor. The disturbance caused by charge injection may form a new limitation on the speed of the phase locked loop tuning because the disturbance must be resolved by the slower narrow bandwidth PLL control system.
- According to one embodiment of this invention a system and method for generating a phase locked loop output frequency signal is provided. The phase locked loop includes a controlled oscillator to generate the output frequency signal in response to a tune signal. A phase detector generates an error signal representing a difference between a reference frequency signal and the output frequency signal. A loop filter having a filter characteristic, filters the error signal and generates the tune signal. The loop filter includes a bandwidth switching circuit to vary the filter characteristic. A charge cancellation circuit is coupled to the loop filter. In response to the error signal, the charge cancellation circuit cancels errors associated with the bandwidth switching circuit.
- For a more complete understanding of the invention, its objects and advantages, reference may be had to the following specification and to the accompanying drawings.
- FIG. 1 illustrates a block diagram of a phase locked loop with bandwidth control in accordance with the teachings of the invention;
- FIG. 2 illustrates a circuit diagram of an embodiment of a phase locked loop with bandwidth control in accordance with the teachings of the invention; and
- FIG. 3 illustrates a set of waveforms corresponding to the phase locked loop of the invention.
- Referring to FIG. 1, a phase locked loop (PLL)10 according to the present invention is shown. The
PLL 10 includes a controlledoscillator 14 for generating an output frequency signal in response to a tuning signal. A feedback frequency divider 16 senses the output frequency signal and generates a divided frequency signal. Although afeedback frequency divider 16 is preferably included in thePLL 10, the scope of the invention does not require the inclusion of a feedback frequency divider. Aphase detector 18 compares the frequency and phase of the divided frequency signal to the frequency and phase of a reference frequency signal and generates an error signal to represent the difference between the reference frequency signal and the divided frequency signal. Aloop filter 12 coupled to thephase detector 18 generates the tuning signal from the error signal. Theloop filter 12 attenuates noise and high frequency components that are present in the error signal. Theloop filter 12 includes at least onebandwidth switching circuit 19 to control the bandwidth mode of theloop filter 12. Amode signal 20 controls thebandwidth switching circuit 19 to select the filter bandwidth mode. Acharge cancellation circuit 22 coupled from thephase detector 18 to theloop filter 12 generates a cancellation charge that is of a similar nature to that generated by the switching of thebandwidth switching circuit 19 with opposite sign. The opposing cancellation charge is injected into theloop filter 12 to cancel the effects of charge injection caused by thebandwidth switching circuit 19. - The
charge cancellation circuit 22 takes a sample of a voltage within thePLL 10 that represents phase error at a time when the transient phase error due to charge injection is expected to be at a maximum, such as shortly after thebandwidth switching circuit 19 has been exercised and the time response of the narrow bandwidth mode PLL transfer function is at a maximum. A non-zero sample value is taken as an indication that a charge injection response is present. The sample is used to increment amemory element 25 that controls the amplitude of the cancellation charge. Preferably, thePLL 10 is regularly commanded to tune from frequency to frequency, or, at least, can be regularly commanded to exercise thebandwidth switching circuit 19 even if the PLL output frequency is not actually commanded to change. This regular operation of thebandwidth switching circuit 19 gives thecharge cancellation circuit 22 regular opportunities to examine and compensate for the effect of charge injection. Preferably, the examination opportunities are sufficiently frequent so that changes in the circuit operating characteristics can be compensated for by thecharge cancellation circuit 22. Examples of changing operating characteristics include the effects of temperature drift on charge injection, leakage current changes in the memory element, and component variations in thecharge cancellation circuit 22. - The scope of the invention includes using several types of
phase detector 18 such as mixer-based phase detectors that generate a difference signal that comprises an AC component with a DC offset, wherein the DC offset indicates the amount of the difference and the frequency of the AC component is related to frequencies of the detected signals. The error signal is preferably directly coupled to thecharge cancellation circuit 22 which samples the error signal a predetermined delay time after thePLL 10 changes bandwidth mode. Preferably, the error signal is sampled at approximately the same instant within each cycle so that the AC component of the signal is negated, leaving the DC offset as the error signal. Alow pass filter 23 may be inserted between thephase detector 18 and thecharge cancellation circuit 22 to attenuate the AC signal. - Another well known phase detector generates a difference signal that is comprised of a series of pulses that correspond to the difference. The duration of an error signal pulse reflects the magnitude of the difference in the phases of the signals. Preferably, the error signal pulse is converted to a voltage level by an element such as a low pass filter. The voltage level represents the magnitude of the difference.
- Referring to FIG. 2, a schematic of a presently preferred embodiment of a phase locked
loop 30 in accordance with the teachings of the invention is illustrated. The phase lockedloop 30 includes aloop filter 32, a voltage controlledoscillator 34, afeedback frequency divider 36, aphase detector 38, and acharge cancellation circuit 42. - The
loop filter 32 includes an amplifier withbandwidth switching circuits mode signal 40 controls the switching of thebandwidth switching circuits bandwidth switching circuits bandwidth switching circuits loop filter 32. Also, within the scope of the invention are loop filters comprised of passive components with bandwidth switching circuits and single order to multi-order filters that are either active or passive. - In the presently preferred embodiment, the
phase detector 38 generates a difference signal that is comprised of a series of pulses that correspond to the difference. The duration of a difference signal pulse reflects the magnitude of the difference in the phases of the signals. The difference signal is filtered by a detector filter (not shown) to provide an error signal in which the high frequency components have been attenuated - The
charge cancellation circuit 42 includes asampling switch 47 that is controlled by asampling signal 41 that preferably takes a sample of a voltage within thePLL 30 that represents phase error at a time when the transient phase error should be at a maximum such as shortly after the bandwidth switching elements have been exercised and the time response of the narrow bandwidth PLL transfer function is at a maximum. Thesampling switch 47 is preferably coupled to thephase detector 38 to sample the error signal that is generated by thephase detector 38. Thesampling switch 47 is preferably a field effect transistor (FET), however, the scope of the invention includes using other controllable devices such as bipolar junction transistors. - A
memory device 45 stores the voltage level of the sampled error pulse until another sample is received. The scope of the invention includes using both digital memory devices as well as analog memory devices. The memory device forms the sum of the value of the present sample with the values of all prior samples in the manner of an accumulator or integrator. Thememory device 45 in the presently preferred embodiment is an amplifier configured as an integrator. In response to receiving the error signal, the integrator generates an output voltage that is increased or decreased in proportion to the charge created by the voltage level of the error signal and the pulse duration of the sampling signal. The output voltage of thememory device 45 is coupled to apulse generator 46. - The
pulse generator 46 forms a charge pulse from the memory device output voltage. The charge pulse is injected into theloop filter 32 to compensate for undesirable charge injection from thebandwidth switching circuits pulse generator 46 includes aresistor 48 andcapacitor 49 in series with ashunt switch 50. The charge pulse from thepulse generator 46 is coupled into thePLL 30 prior to the controlledoscillator 34. Preferably, the charge pulse is coupled into theloop filter 32 at approximately the circuit location where the bandwidth switching circuits 39 inject undesirable charge. Although FIG. 2 shows only onecharge cancellation circuit 42, in the presently preferred embodiment thecharge cancellation circuit 42 is implemented twice in order to individually cancel the unique disturbances created by the two unique bandwidth control switches 39 a and 39 b. The charge pulse from one such circuit is injected into the feedback network of the loop filter 32 (depicted by the solid line shown connected to capacitor 49) and the charge pulse from the other cancellation circuit is injected into the input network of the loop filter 32 (depicted by the dashed line shown connected to capacitor 49). - In operation, shortly after the
bandwidth switching circuits sampling switch 47 samples the error signal from thephase detector 38 at approximately the moment when the loop response to parasitic charge injection is expected. A non-zero sample value is taken as an indication that a charge injection response is present and the sample is used to increment thememory device 45. Preferably, thePLL 30 is regularly commanded to tune from frequency to frequency, or at least is regularly commanded to exercise the bandwidth switching circuits 39 even if the PLL output frequency is not actually commanded to change. This regular operation of thebandwidth switching circuits charge cancellation circuit 42 regular opportunities to examine the effect of charge injection and update thememory device 45 that controls the amount of cancellation charge. Preferably, the update opportunities are sufficiently frequent to compensate for changes in the charge injection (due to temperature drift or other effects), operating characteristics of the memory device 45 (such as leakage in a capacitor), and changes in thecharge cancellation circuit 42. - The sampled error signal provides an error voltage to the
memory device 45, which arrives at a voltage sufficient to produce an equal and opposite charge injection from thepulse generator 46. The cancellation loop reaches a steady state solution when the error voltage is near zero and the pulse amplitude and resulting charge injection balances the original charge injection. - It will be appreciated that the sampling element, the integrator, the charge pulse circuit, and the PLL's response to charge injection, together form a feedback control system loop and that the action of this loop does not substantially interfere with the proper operation of the phase locked loop control system. In the presently preferred embodiment, the loop is a first order loop but the scope of the invention includes other types of loops with higher orders which might be used, for example, to allow compensation of charge injection phenomena that change rapidly. The bandwidth of the loop must also be set lower than the rate of sampling to avoid instability. The bandwidth of the loop must be sufficiently low to reject the influence of any high frequency AC or noise present in the samples, such that the loop achieves a steady average response that matches the parasitic charge injection.
- Referring to FIG. 3, waveforms associated with the presently preferred embodiment of the phase locked
loop 30 are shown. The first waveform shows themode signal 40 during a switching event from a wideband PLL mode to a narrowband mode. This event produces the PLL phase error responses shown in the second andthird waveforms second waveform 60 illustrates the response due to charge injection at the virtual ground of the PLL loop filter op-amp. Thethird waveform 62 illustrates the response due to injection between the feedback resistor and capacitor of thePLL loop filter 32. The response time corresponds to approximately one loop time constant. Afourth waveform 64 is the composite of the second andthird waveforms fifth waveform 66 is thesampling signal 41 used for one cancellation loop that corrects the error response illustrated in thesecond waveform 60. It detects the amplitude of the initial fast rise in thecomposite waveform 64. Thesixth waveform 68 is thesampling signal 41 used for a second cancellation loop that corrects thethird waveform 62 error response. - Thus it will be appreciated from the above that as a result of the present invention, a system and method for generating a phase locked output signal is provided by which the principal objectives, among others, are completely fulfilled. It will be equally apparent and is contemplated that modification and/or changes may be made in the illustrated embodiment without departure from the invention. Accordingly, it is expressly intended that the foregoing description and accompanying drawings are illustrative of preferred embodiments only, not limiting, and that the true spirit and scope of the present invention will be determined by reference to the appended claims and their legal equivalent.
Claims (19)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/001,714 US6563389B1 (en) | 2001-10-24 | 2001-10-24 | Phase locked loop with charge injection cancellation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/001,714 US6563389B1 (en) | 2001-10-24 | 2001-10-24 | Phase locked loop with charge injection cancellation |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030076177A1 true US20030076177A1 (en) | 2003-04-24 |
US6563389B1 US6563389B1 (en) | 2003-05-13 |
Family
ID=21697456
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/001,714 Expired - Lifetime US6563389B1 (en) | 2001-10-24 | 2001-10-24 | Phase locked loop with charge injection cancellation |
Country Status (1)
Country | Link |
---|---|
US (1) | US6563389B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040208256A1 (en) * | 2003-04-16 | 2004-10-21 | Spijker Menno Tjeerd | Digital Phase-Locked Loop with Master-Slave Modes |
US20060114071A1 (en) * | 2002-11-29 | 2006-06-01 | Stefan Herzinger | Phase locked loop |
CN101860362A (en) * | 2010-06-21 | 2010-10-13 | 苏州橙芯微电子科技有限公司 | Dual-loop tuning method for low-vibration high frequency difference frequency and phase locking and electrical architecture thereof |
US20120170699A1 (en) * | 2010-12-30 | 2012-07-05 | Fischette Dennis M | Method to decrease locktime in a phase locked loop |
US20140132321A1 (en) * | 2012-11-13 | 2014-05-15 | International Business Machines Corporation | Implementing compact current mode logic (cml) inductor capacitor (lc) voltage controlled oscillator (vco) for high-speed data communications |
US10305498B1 (en) * | 2018-09-28 | 2019-05-28 | Cadence Design Systems, Inc. | Frequency and phase measurement circuit |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080157879A1 (en) * | 2006-12-28 | 2008-07-03 | Dmitry Petrov | Decreasing frequency synthesizer lock time for a phase locked loop |
US9385731B2 (en) * | 2014-07-16 | 2016-07-05 | Taiwan Semiconductor Manufacturing Company Limited | Phase-locked loop (PLL) |
US11025256B2 (en) * | 2018-08-21 | 2021-06-01 | Mediatek Inc. | Filter with direct current level shift and associated phase-locked loop circuit |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6476681B1 (en) * | 1998-08-11 | 2002-11-05 | Denso International America, Inc. | Adjustable bandwidth phase locked loop with fast settling time |
-
2001
- 2001-10-24 US US10/001,714 patent/US6563389B1/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6476681B1 (en) * | 1998-08-11 | 2002-11-05 | Denso International America, Inc. | Adjustable bandwidth phase locked loop with fast settling time |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060114071A1 (en) * | 2002-11-29 | 2006-06-01 | Stefan Herzinger | Phase locked loop |
US7205849B2 (en) * | 2002-11-29 | 2007-04-17 | Infineon Technologies Ag | Phase locked loop including an integrator-free loop filter |
US20040208256A1 (en) * | 2003-04-16 | 2004-10-21 | Spijker Menno Tjeerd | Digital Phase-Locked Loop with Master-Slave Modes |
US7242740B2 (en) * | 2003-04-16 | 2007-07-10 | Zarlink Semiconductor Inc. | Digital phase-locked loop with master-slave modes |
CN101860362A (en) * | 2010-06-21 | 2010-10-13 | 苏州橙芯微电子科技有限公司 | Dual-loop tuning method for low-vibration high frequency difference frequency and phase locking and electrical architecture thereof |
US20120170699A1 (en) * | 2010-12-30 | 2012-07-05 | Fischette Dennis M | Method to decrease locktime in a phase locked loop |
US8503597B2 (en) * | 2010-12-30 | 2013-08-06 | Advanced Micro Devices, Inc. | Method to decrease locktime in a phase locked loop |
US20140132321A1 (en) * | 2012-11-13 | 2014-05-15 | International Business Machines Corporation | Implementing compact current mode logic (cml) inductor capacitor (lc) voltage controlled oscillator (vco) for high-speed data communications |
US8994460B2 (en) * | 2012-11-13 | 2015-03-31 | International Business Machines Corporation | Implementing compact current mode logic (CML) inductor capacitor (LC) voltage controlled oscillator (VCO) for high-speed data communications |
US10305498B1 (en) * | 2018-09-28 | 2019-05-28 | Cadence Design Systems, Inc. | Frequency and phase measurement circuit |
Also Published As
Publication number | Publication date |
---|---|
US6563389B1 (en) | 2003-05-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6680654B2 (en) | Phase locked loop with offset cancellation | |
EP0360442A1 (en) | Frequency sythesizer | |
US6614313B2 (en) | Precision oscillator circuits and methods with switched capacitor frequency control and frequency-setting resistor | |
JP4974637B2 (en) | Precision triangular waveform generator | |
KR100204842B1 (en) | Phase locked loop(pll) with shortened locking time | |
US4885553A (en) | Continuously adaptive phase locked loop synthesizer | |
KR100968000B1 (en) | Capacitive tuning network for low gain Digitally Controlled Oscillator | |
JPS6057106B2 (en) | autozero integrator | |
US6563389B1 (en) | Phase locked loop with charge injection cancellation | |
JP2007515120A (en) | Apparatus and method for compensating for interference in a voltage controlled frequency generator | |
US4208635A (en) | Active filter and phase-locked loop using same | |
US5210509A (en) | Dual loop phase locked circuit with sweep generator and compensation for drift | |
US6417739B1 (en) | Loop filter | |
US6380810B1 (en) | Reduced lock time for a phase locked loop | |
US6169457B1 (en) | Frequency synthesizer with a switched capacitor compensation circuit | |
US7023249B1 (en) | Phase locked loop with low phase noise and fast tune time | |
KR100526386B1 (en) | A system for sweeping a phase lock loop into lock with automatic initiation and shutdown | |
EP0731565A1 (en) | Fully integratable PLL with low jitter | |
US20070115046A1 (en) | Method and apparatus for tuning gmc filter | |
WO2005101665A1 (en) | Phase locked loop circuit | |
JPH0267822A (en) | Frequency synthesizer | |
JP2748682B2 (en) | PLL circuit | |
GB2113929A (en) | Oscillator circuits | |
KR100247588B1 (en) | Time constant control circuit | |
JPH10173519A (en) | Automatic phase shift circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TRW INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FISCHER, GERALD R.;REEL/FRAME:012355/0494 Effective date: 20011022 |
|
AS | Assignment |
Owner name: NORTHROP GRUMMAN CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRW, INC. N/K/A NORTHROP GRUMMAN SPACE AND MISSION SYSTEMS CORPORATION, AN OHIO CORPORATION;REEL/FRAME:013751/0849 Effective date: 20030122 Owner name: NORTHROP GRUMMAN CORPORATION,CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRW, INC. N/K/A NORTHROP GRUMMAN SPACE AND MISSION SYSTEMS CORPORATION, AN OHIO CORPORATION;REEL/FRAME:013751/0849 Effective date: 20030122 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: NORTHROP GRUMMAN SPACE & MISSION SYSTEMS CORP.,CAL Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NORTHROP GRUMMAN CORPORTION;REEL/FRAME:023699/0551 Effective date: 20091125 Owner name: NORTHROP GRUMMAN SPACE & MISSION SYSTEMS CORP., CA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NORTHROP GRUMMAN CORPORTION;REEL/FRAME:023699/0551 Effective date: 20091125 |
|
AS | Assignment |
Owner name: NORTHROP GRUMMAN SYSTEMS CORPORATION,CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NORTHROP GRUMMAN SPACE & MISSION SYSTEMS CORP.;REEL/FRAME:023915/0446 Effective date: 20091210 Owner name: NORTHROP GRUMMAN SYSTEMS CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NORTHROP GRUMMAN SPACE & MISSION SYSTEMS CORP.;REEL/FRAME:023915/0446 Effective date: 20091210 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |