US20020137276A1 - Method for forming contact having low resistivity using porous plug and method for forming semiconductor devices using the same - Google Patents
Method for forming contact having low resistivity using porous plug and method for forming semiconductor devices using the same Download PDFInfo
- Publication number
- US20020137276A1 US20020137276A1 US10/103,942 US10394202A US2002137276A1 US 20020137276 A1 US20020137276 A1 US 20020137276A1 US 10394202 A US10394202 A US 10394202A US 2002137276 A1 US2002137276 A1 US 2002137276A1
- Authority
- US
- United States
- Prior art keywords
- layer
- forming
- porous
- ild
- contact
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76808—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving intermediate temporary filling with material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
- H10B12/0335—Making a connection between the transistor and the capacitor, e.g. plug
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/09—Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells
Definitions
- the present invention relates to a method for manufacturing a semiconductor device and, more particularly, to a method for forming a contact of a semiconductor memory device and method for forming a semiconductor device using the same.
- the design rule decreases, and the size of the contact hole becomes smaller.
- the height of the capacitor is inevitably increased.
- the depth of the contact hole is also increased. As a result, the contact hole is incompletely formed, or the contact resistance increases.
- One conventional approach to overcome this problem is to employ a two-step process to form a contact connected to active regions of a semiconductor substrate. This conventional method for forming a contact will be described with reference to FIGS. 1A through 1C.
- a first interlevel dielectric (ILD) layer 110 is formed on a semiconductor substrate 100 . Then, a first contact hole 112 for opening an active region 102 of the semiconductor substrate 100 is formed.
- ILD interlevel dielectric
- a lower contact plug 114 is formed by filling the first contact hole 112 with a conductive material. Subsequently, a second ILD layer 120 is formed on the first ILD layer 110 and on the lower contact plug 114 . The second ILD layer 120 is etched to form a second contact hole 122 for opening the lower contact plug 114 .
- an upper contact plug 130 is formed by filling the second contact hole 122 with a conductive material, thereby forming contact plugs 114 and 130 for connecting a metal interconnection (not shown) on the second ILD layer 120 to the active region 102 on the semiconductor substrate 100 .
- this method for forming a contact has several drawbacks such as ones described below.
- semiconductor devices such as a capacitor, a bit line contact, and a contact for forming a capacitor, are formed in the first and second ILD layers 110 and 120 , and thermal processes with a long processing time is required during the fabrication of a contact.
- thermal processes is an annealing process for activating dopants.
- Another example is an annealing process performed during the deposition of a capacitor dielectric layer, in the case of using a doped polysilicon as a contact material for forming a contact connected to a capacitor electrode.
- dopants from the active region 102 of the semiconductor substrate 100 are diffused and escape through the lower contact plug 114 .
- This phenomenon becomes severe when the contact plug is formed of a metal.
- diffusion of dopants occurs more remarkably when an ohmic layer (not shown) formed of silicide is interposed between the active region and the contact plug.
- Each memory block forming a memory device in a semiconductor memory device can be divided into a cell region and a peripheral circuit region.
- dopants must be doped onto an active region of the cell region and onto an active region of the peripheral circuit region.
- the contact is formed on the active region of the peripheral circuit region, there is a significant deterioration of the electrical characteristics caused by the diffusion of dopants.
- a thermal process at a temperature of greater than 650° C. with a long processing time is performed during the formation of a device of the cell region during the formation of the contact of the peripheral circuit region, the contact resistance greatly increases and this makes it almost impossible to form the proper contact.
- the present invention provides a method for forming a contact in which the electrical characteristics of a contact is not deteriorated by a thermal process during contact formation.
- the present invention also provides a method for forming a semiconductor device, using the method for forming a contact.
- a first interlevel dielectric (ILD) layer is formed on a semiconductor substrate.
- the first ILD layer is etched to form a first contact hole to expose an active region of the semiconductor substrate.
- the first contact hole filled with a porous layer such as a porous oxide layer having a high etch selectivity with respect to the first ILD layer to form a porous plug such as a porous oxide plug.
- a second ILD layer is formed on the semiconductor substrate on which the porous oxide plug is formed.
- the second ILD layer is etched to form a second contact hole to expose an upper portion of the filled first contact hole.
- the porous oxide layer filled in the first contact hole is removed, and the first and second contact holes are filled with a conductive material to form a contact plug.
- a cell region and a peripheral circuit region are defined by a field oxide layer and an active region on a semiconductor substrate.
- a transistor is formed on active regions of the cell region and the peripheral circuit region.
- a first interlevel dielectric (ILD) layer is formed on the semiconductor substrate on which the transistor is formed.
- a bit line and a bit line contact connected to a source or drain region of the transistor formed on the cell region through the first ILD layer are formed.
- a second ILD layer is formed on the semiconductor substrate on which the bit line is formed.
- a contact for a capacitor electrode connected to the source or drain region of the transistor formed on the cell region is formed through the first and second ILD layers.
- a first contact hole to expose the active region of the peripheral circuit region or a gate electrode of the transistor is formed through the first and second ILD layers.
- the first contact hole is filled with a porous layer such as a porous oxide layer having a high etch selectivity with respect to the first and second ILD layers.
- a capacitor connected to the contact for a capacitor electrode is formed on the second ILD layer of the cell region.
- a third ILD layer is formed on the semiconductor substrate on which the capacitor is formed.
- a second contact hole for opening an upper portion of the first contact hole of the peripheral circuit region is formed through the third ILD layer of the peripheral circuit region. The porous layer in the exposed first contact hole is removed.
- the exposed first and second contact holes are filled with a conductive material to form a contact of the peripheral circuit region.
- a cell region and a peripheral circuit region are defined by a field oxide layer and an active region on a semiconductor substrate.
- a transistor is formed on active regions of the cell region and the peripheral circuit region.
- a first interlevel dielectric (ILD) layer is formed on the semiconductor substrate on which the transistor is formed.
- a bit line contact connected to a source or drain region of the transistor formed on the cell region through the first ILD layer is formed.
- the first contact hole is filled with a porous layer such as a porous oxide layer having a high etch selectivity with respect to the first ILD layer.
- a bit line connected to the bit line contact on the cell region is formed.
- a second ILD layer is formed on the semiconductor substrate on which the bit line is formed.
- a contact for forming a capacitor connected to the source or drain region of the cell region through the first and second ILD layers is formed.
- a capacitor connected to the contact for a capacitor is formed on the cell region.
- a third ILD layer is formed on the semiconductor substrate on which the capacitor is formed.
- a second contact hole to expose an upper portion of the first contact hole of the peripheral circuit region is formed through the second and third ILD layers of the peripheral circuit region. The porous layer in the first contact hole is removed.
- the first and second contact holes from which the porous layer is removed are filled with a conductive material to form a contact of the peripheral circuit region.
- FIGS. 1A through 1C are sectional views illustrating the step of forming a contact according to the prior art
- FIGS. 2A through 2F illustrate a method for forming a contact having low resistivity using a porous oxide plug according to an embodiment of the present invention
- FIG. 3A is a graph illustrating a thermal stress hysteresis loop of nanoglass used in the embodiment of the present invention
- FIG. 3B is a graph illustrating a thermal stress hysteresis loop of a conventional chemical vapor deposition (CVD) oxide layer used as an interlevel dielectric (ILD) layer;
- CVD chemical vapor deposition
- ILD interlevel dielectric
- FIGS. 4A through 4F are sectional views illustrating a method for forming a semiconductor device using the method for forming a contact, according to another embodiment of the present invention.
- FIGS. 5A through 5D are sectional views illustrating a method for forming a semiconductor device using the method for forming a contact, according to yet another embodiment of the present invention.
- first and second of a first material layer or a second material layer are used to classify each material layer only in one embodiment, and even though the same terms such as the first material layer or the second material layer, are used in another embodiment, this does not necessarily refer to the same material layer as with the previous embodiment.
- FIGS. 2A through 2F A method for forming a contact according to one embodiment of the present invention will be described with reference to FIGS. 2A through 2F.
- a first interlevel dielectric (ILD) layer is formed on an active region 202 of a semiconductor substrate 200 .
- the first ILD layer 210 is a compact and solid oxide layer.
- the first ILD layer 210 may be formed by a conventional chemical vapor deposition (CVD) method, or a compact and hardened glass layer manufactured by a spin on glass (SOG) method.
- the first ILD layer 210 may be a high-density plasma (HDP) layer, a plasma enhanced-tetraethylorthosilicate (PE-TEOS) layer, or an undoped silicate glass (USG) layer.
- HDP high-density plasma
- PE-TEOS plasma enhanced-tetraethylorthosilicate
- USG undoped silicate glass
- the first ILD layer 210 is etched to form a first contact hole 212 to expose the active region of the semiconductor substrate 200 .
- This processing step can be performed by a conventional photolithography and etching process. That is, a photoresist pattern (not shown) for opening a portion corresponding to the first contact hole 212 is formed on the first ILD layer 210 . Then, the first ILD layer 210 is etched to form the first contact hole 212 , using the photoresist pattern as an etching mask. Preferably, this etch step is performed by reactive ion etching (RIE) such that the first ILD layer 210 is selectively etched with respect to the active region 202 (doped silicon) of the semiconductor substrate 200 .
- RIE reactive ion etching
- the photoresist pattern (not shown) is removed, and a porous dielectric layer such as a porous oxide layer 214 having a high etch selectivity with respect to the first ILD layer 210 is formed on the first ILD layer 210 and within the first contact hole 212 .
- etch selectivity of B to A is the ratio of etch speeds and is expressed in the ratio of an etch speed of B: an etch speed of A.
- High etch selectivity means that the etch speed of B is faster than the etch speed of A.
- the porous oxide layer 214 having a high etch selectivity is used as a material for filling the first contact hole 212 so that the porous oxide layer 214 is etched faster than that of a peripheral layer such as the first ILD layer 210 and is selectively removed in a subsequent etch process.
- the porous oxide layer 214 can be formed by a chemical vapor deposition (CVD) method, or a spin on glass (SOG) method.
- An oxide layer formed by a conventional CVD method in semiconductor processes is formed as a compact layer.
- a porous oxide layer having high porosity and small density that is appropriate for use in an oxide layer of the embodiment can be formed. That is, the density of a deposited layer can be reduced by changing the flow, pressure, and temperature of a source gas.
- the CVD method for forming the porous oxide layer is performed under a pressure of 0.1-10 Torr, at a temperature of 50-600° C., and at a radio frequency (RF) power of 50-700 W.
- RF radio frequency
- TMS tetramethyl silane
- tetrafluoro silane trimethylfluoro silane
- dimethyldifluoro silane is used as a source gas
- the flow of the source gas 1-5000 sccm, and oxygen (O 2 ) and hydrogen (H 2 ) are used as a reactive gas, and the flow of the reactive gas is 100-5000 sccm.
- the porous oxide layer formed by the CVD method can be formed of a material selected from the group consisting of SiO 2 , SiOF, SiOC, and SiOCH.
- the oxide layer (for example, a SiOF layer, a SiOC layer, and a SiOCH layer) containing carbon (C) or fluorine (F) of the porous oxide layer has a greater porosity than that of a layer only formed of silicon dioxide (SiO 2 ).
- Both organic SOG such as silane, and inorganic SOG such as silsesquioxane, hydrogen silsesquioxane can be used in the SOG method for forming a porous dielectric layer such as the porous oxide layer 314 .
- the organic SOG material such as nanoglass manufactured by Allied Signal, or SiLK manufactured by Dow Corning
- the inorganic SOG material such as XLK manufactured by Dow Corning
- Spin coating is preferably performed at 1000-5000 rpm, and at room temperature.
- a first thermal treatment of the layer coated by the SOG method is performed at a temperature of 0-100° C. for 3-10 minutes.
- the second thermal treatment is performed by processes such as baking, rapid thermal processing (RTP), or annealing, at a temperature of 200-1000° C.
- RTP rapid thermal processing
- annealing at a temperature of 200-1000° C.
- baking can be performed at a temperature of 200-1000 ° C. for 30-60 minutes, or RTP can be performed for 10 seconds to 10 minutes, or annealing can be performed for 30-60 minutes.
- the second thermal treatment can be performed in an atmosphere of oxygen (O 2 ) and hydrogen (H 2 ), or nitrogen (N 2 ), and also in a vacuum state.
- the porous oxide layer formed by the SOG method has a predetermined strength, impurities contained in a dispersion solvent (menstruum) are removed, or pores are easily formed.
- the porous oxide layer formed by the SOG method can be formed of a material selected from the group consisting of SiO 2 , SiOC, and SiOCH.
- a silica gel such as xerogel or aerogel can be used as the porous oxide layer for the present invention.
- xerogel or aerogel is a glass layer whose main component is silica (SiO 2 ), and is classified by its density.
- Xerogel has a density of about 0.2-1.0 g/cm3, and aerogel has a density less than 0.2 g/cm3.
- xerogel and aerogel have very high porosity, and thus are appropriate for the porous oxide layer for an embodiment of the present invention.
- the xerogel or aerogel can be formed by using the CVD method or SOG method.
- the first ILD layer 210 formed by the conventional method is a compact and solid oxide layer, whereas the porous oxide layer of an embodiment of the present invention has high porosity.
- dry- or wet-etching speeds are very fast, and it is easy to selectively remove the porous oxide layer 214 in a subsequent etching process.
- the area of the porous oxide layer 214 in contact with a chemical etchant or an etching gas is large because of the pores formed in the porous oxide layer 214 .
- the etchant or the etching gas can penetrate into the porous oxide layer 214 more easily, thereby improving the etching characteristics.
- the porous oxide layer 214 withstands thermal stress caused by frequent thermal processes performed during the conventional semiconductor fabrication processes.
- FIG. 3A is a graph illustrating a thermal stress hysteresis loop of nanoglass as one of the porous oxide layers used according to an embodiment of the present invention
- FIG. 3B is a graph illustrating a thermal stress hysteresis loop of a conventional chemical vapor deposition (CVD) oxide layer used as an interlevel dielectric (ILD) layer where (1) is a plasma-enhanced CVD oxide layer, and (2) is a high-density CVD oxide layer.
- the thermal hysteresis loop illustrates thermal stress occurring when repeatedly periodically raising and lowering the temperature at a predetermined temperature interval.
- 3A and 3B illustrate variations in thermal stress when the processes raising the temperature and lowering the temperature of nanoglass are repeated twice at room temperature to 600° C. More specifically, the internal area of the hysteresis loop by a first cycle of raising the temperature and lowering the temperature, which is performed once, is very narrow. Thus, it is known that nanoglass is hardly transformed by thermal stress occurred by raising and lowering the temperature in one cycle.
- a cycle of the internal area (the internal area is a degree of transformation of a material caused by thermal stress) of the hysteresis loop by a second cycle of raising the temperature and lowering the temperature, which are performed twice, is almost similar to the internal area of the hysteresis loop by the cycle of raising the temperature and lowering the temperature, which are performed first.
- a conventional CVD oxide layer used as an interlevel dielectric (ILD) layer has the thermal stress characteristics different from FIG. 3A. That is, the conventional CVD oxide layer used as the ILD layer does not form a thermal stress cycle with respect to thermal variation.
- the porous oxide layer 214 formed on the first ILD layer 210 is removed, thereby forming a porous oxide plug 214 ′ for filling only inside the first contact hole 212 .
- This step can also be performed by a chemical mechanical polishing (CMP) process.
- CMP chemical mechanical polishing
- this step can also be performed by an etch-back process if the strength of the porous oxide layer is not sufficient to withstand the CMP process.
- a second ILD layer 220 is formed by the conventional CVD method on a semiconductor substrate 200 having the porous oxide plug 214 ′ formed therein.
- the second ILD layer 220 is preferably a compact and solid oxide layer such as the first ILD layer 210 , as described above.
- a photoresist pattern (not shown) for opening the porous oxide plug 214 ′ by a conventional photolithography process is formed on the second ILD layer 220 , and the second ILD layer 220 is etched to expose the porous oxide plug 214 ′, using the photoresist pattern as an etching mask.
- a second contact hole 222 is formed.
- an etch stopper (not shown) having an etch selectivity different from that of the second ILD layer can be interposed between the second ILD layer 220 and the first ILD layer 210 . That is, an etch stopper (not shown) having an etch selectivity with respect to the second ILD layer 220 is formed to prevent the lower first ILD layer 210 from being etched together when etching the second ILD layer 220 . If the second ILD layer 220 is an oxide layer, a nitride layer is preferably used as the etch stopper (not shown).
- the porous oxide plug 214 ′ formed in the first contact hole 212 is removed. This can be performed by a dry- and wet-etching method. As described with reference to FIG. 2B, due to internal porosity, the etching speed of the porous oxide layers 214 and 214 ′ is faster than that of the first ILD layer 210 . Due to these characteristics, only the porous oxide layer can be selectively etched without using an etching mask.
- the porous oxide layers 214 and 214 ′ in the above-described embodiment have a high etch selectivity, especially during wet etching.
- the etching speed of a nanoglass thin film in a LAL 200 solution during wet etching is about 25 k ⁇ /min.
- the etching speed of the nanoglass thin film is more than 100 times faster than the etching speed of a conventional oxide layer, i.e., 200 ⁇ /min.
- the etching speed of the conventional oxide layer is less than 100 ⁇ /min in a hydrofluoric acid (HF) solution diluted in the ratio of 200:1, whereas the etching speed of the nanoglass thin film in accordance with one embodiment is about 850 ⁇ /min.
- HF hydrofluoric acid
- the porous oxide layers 214 and 214 ′ in this embodiment have a high etch selectivity with respect to a compact ILD layer.
- the porous oxide layers can be easily removed in the etching process.
- the porous oxide plug 214 ′ formed in the first contact hole 212 is removed. Then, the first and second contact holes 212 and 222 are filled with a conductive material, as shown in FIG. 2F, thereby forming the contact plug 230 .
- a conductive material such as doped polysilicon, or chemically-vapor-deposited or physically-vapor-deposited aluminum (Al), or tungsten (W), titanum nitride (TiN), or tungsten silicon (WSi) can be used.
- the method for forming a contact described in these embodiments can be applied to, for example, a two-step contact hole formation process where it is difficult to form a contact hole in a single step due to the large etching depth or a high aspect ratio, which can cause incomplete formation of the contact hole, or leakage current due to over-etching damage to an opening.
- Dopant diffusion occurring between the contact, and the active region 202 can be prevented while thermally-treating another device (not shown) formed on the semiconductor substrate 200 before forming a second contact hole 222 with the porous oxide layer 214 ′.
- the dopant diffusion occurs often because the lower contact plug is formed of a conductive material, e.g., metal, thus providing an ample diffusion path. But the diffusion of the dopants can be prevented with the porous oxide layer in accordance with an embodiment of the present invention.
- the porous oxide plug 214 ′ is not dense, or existing in a glass phase, the porous oxide plug 214 ′ does not provide a diffusion path required for the various diffusion mechanisms such as grain-boundary diffusion or bulk diffusion as in the prior art.
- other porous materials may be used instead of a porous oxide layer if they do not provide a diffusion path and have a high etch selectivity with respect to an interlayer dielectric layer as in the above embodiment.
- the process of forming a contact in the described embodiment is not limited to a two-step contact formation process but can be easily applied to a three or more step contact formation process, depending on the depth of a contact hole or the specific requirements in processes.
- the method for forming a contact in the embodiment is not limited to a contact connected to the active region of the semiconductor substrate but can be applied to various methods for forming a contact of the semiconductor device such as a contact between metal interconnections.
- FIGS. 4A through 4F A method for forming a semiconductor device having a contact in a peripheral circuit region of each memory block of a semiconductor memory device in accordance with an embodiment of the present invention will be described with reference to FIGS. 4A through 4F.
- a cell region and a peripheral circuit region are defined on a semiconductor substrate 300 , and a field oxide layer 310 for electrically isolating active regions 312 , 312 ′, 314 , and 316 of the semiconductor substrate 300 is formed in each region.
- the field oxide layer 310 can be formed by a conventional local oxidation of silicon (LOCOS) process, or a shallow trench isolation (STI) process.
- LOC local oxidation of silicon
- STI shallow trench isolation
- transistors including a gate electrode 302 , a gate dielectric layer 304 , and a protective or capping layer 306 are formed on the cell region and on the peripheral circuit region.
- the protective layer 306 is preferably a nitride layer.
- Contacts for supplying an electrical signal to the cell region or to the peripheral circuit region will be formed on active regions 314 and 316 defined on the peripheral circuit region, in addition to a transistor for driving a transistor in the cell region. Since the process of forming the transistor is well known, a detailed description will be omitted for brevity.
- bit line contact 322 and a bit line 320 which are connected to a source/drain region 312 of the transistor are formed on the cell region.
- bit line contact pads 318 can be formed on the source/drain region 312 .
- the structure of FIG. 4B can be formed by sequentially forming the contact pads 318 , a first interlevel dielectric (ILD) layer 330 , the bit line contact 322 , and the bit line 320 .
- ILD interlevel dielectric
- a doped polysilicon layer may be formed on the cell region on which the transistor is formed, and the doped polysilicon layer is planarized by conventional techniques such as a chemical mechanical polishing (CMP) process. Separate contact pads 318 are thereby formed.
- CMP chemical mechanical polishing
- the bit line contact 322 is formed on the contact pads 318 .
- a first ILD layer 330 is formed overlying the contact pads 318 .
- the first ILD layer 330 is patterned to form a bit line contact hole therein.
- a conductive material is deposited into the bit line contact hole, thereby forming the bit line contact 322 .
- the planarization process is performed on the resulting structure to form a bit line contact plug for filling the bit line contact hole.
- the first ILD layer 330 is formed of a solid and compact oxide layer, as described in the above described embodiment.
- a conductive layer for a bit line for example, tungsten (W), is deposited on the bit line contact 322 and is patterned, thereby forming the bit line 320 .
- a contact for forming a capacitor is formed on the contact pads of the cell region.
- the processing step is similar to the step for forming the bit line contact 322 .
- a second ILD layer 340 is formed on the first ILD layer 330 on which the bit line 320 is formed.
- the second ILD layer 340 is formed of a solid and compact (dense) layer preferably using the same methods used to form the first ILD layer 330 .
- the second ILD layer 340 is patterned to form a contact hole therein.
- a doped polysilicon layer is formed on the semiconductor substrate 300 including the contact hole, and the polysilicon layer (not shown) formed on the second ILD layer 340 is planarized by a CMP process, thereby forming a contact plug 345 in the contact hole.
- a porous plug such as a porous oxide plug 350 is formed where a contact for the peripheral circuit region is to be formed.
- This processing step is performed by the same or similar method as the processing steps for forming a porous oxide plug ( 214 ′ of FIG. 2) with reference to FIGS. 2A through 2C. That is, the second ILD layer 340 and the first ILD layer 330 are etched to form a first contact hole 348 to expose the active regions 314 and 316 of the peripheral circuit region and the gate conductive layer 302 of the transistor, respectively.
- This exposing step can be performed by the conventional photolithography and etching process.
- a photoresist pattern (not shown) is formed on the second ILD layer 340 , and the first and second ILD layers 330 and 340 are etched by using the photoresist pattern as an etching mask, thereby forming the first contact hole 348 .
- etching is performed by RIE such that the first and second ILD layers 330 and 340 and the protective layer 306 of the gate conductive layer 302 of the transistor formed on the peripheral circuit region have a high etch selectivity with respect to the active regions 314 , and 316 of the semiconductor substrate 300 .
- the active regions 314 , and 316 to be exposed are doped silicon, and the first and second ILD layers 330 and 340 , and the protective layer 306 are oxide and silicon nitride layers, respectively.
- the active regions 314 , and 316 become etching end points.
- the first contact hole 348 is filled with a porous layer such as a porous oxide layer, thereby forming the porous oxide plug 350 .
- the oxide layer is formed of the same or similar material and by the same or similar method as in the embodiment described above.
- a silicon nitride layer 342 can be formed on the second ILD layer 340 , as an etch stopper in the subsequent step of forming a capacitor of the cell region and during forming of a second contact hole over the first contact hole 348 .
- a cylinder or other type capacitor 360 is formed on the contact 345 and the second ILD layer 340 , which are formed on the cell region.
- the processing steps for forming the cylinder-type capacitor 360 are well known. Thus, a detailed description thereof will be omitted.
- a third ILD layer 370 is deposited on the semiconductor substrate 300 on which the capacitor 360 is formed. Then, the third ILD layer 370 is planarized by a CMP process. Subsequently, the third ILD layer 370 of the peripheral circuit region is etched to form a second contact hole 365 connected to the first contact hole 348 formed under the second contact hole 365 .
- the porous oxide plug 350 formed in the first contact hole 348 is removed by etching.
- This process can be preferably performed by dry etching or wet etching as in the above embodiment.
- a contact 380 is formed in the first contact hole 348 from which the porous oxide plug 350 is removed and the second contact hole 365 . More specifically, an ohmic layer/diffusion barrier layer 372 is formed before forming the contact 380 to form ohmic contacts between the contact 380 and the active regions 314 and 316 or between the contact 380 and the gate conductive layer 302 . Silicides of metals such as titanium (Ti), tantalum (Ta), tungsten (W), cobalt (Co), and nickel (Ni) can be used as the ohmic layer, and the diffusion barrier layer can be formed of nitrides of the metals described above.
- the first and second contact holes 348 and 365 are filled with a conductive material such as aluminum (Al) or tungsten (W), thereby forming the contact 380 for electrically connecting the active regions 314 and 316 and the gate conductive layer 302 of the semiconductor substrate 300 formed on the peripheral circuit region.
- a conductive material such as aluminum (Al) or tungsten (W)
- the thermal processes include a thermal treatment process of diffusing impurities in doped polysilicon when forming the bit line contact 322 and the contact 345 for a capacitor, and a process of forming a capacitor dielectric layer for the capacitor 360 .
- the thermal treatment process of diffusing impurities is performed at a temperature of about 800-850° C.
- the thermal process for forming a capacitor dielectric layer is performed by a thermal treatment at a temperature of several hundreds ° C. for a relatively long processing time, depending on the types of capacitor dielectric layers chosen.
- the active regions 314 and 316 and the gate conductive layer 302 contact the porous oxide layer, thereby preventing the diffusion of the impurities (especially, p-type impurities) therefrom.
- FIGS. 5A through 5D Another method for forming a semiconductor device having a contact in a peripheral circuit region of each memory block of a semiconductor memory device using the method of the above described embodiment will be described with reference to FIGS. 5A through 5D.
- the same reference numerals as those in FIGS. 4A through 4F refer to the same elements throughout the drawings.
- a first ILD layer 330 of a peripheral circuit region is etched to form a first contact hole 348 ⁇ for opening active regions 314 and 316 and a gate conductive layer 302 on a semiconductor substrate 300 .
- the first contact hole 348 ′ is filled with a porous oxide layer having a high etch selectivity with respect to the first ILD layer 330 , thereby forming a porous oxide plug 350 ′.
- the method for forming the contact hole and the method for forming the porous oxide layer are the same as that of the immediately above described embodiment.
- a bit line 320 is formed on the bit line contact 322 on the cell region.
- a second ILD layer 340 is formed overlying the bit line 320 .
- the second and first ILD layers 340 and 330 on the cell region are etched, thereby forming a contact for a capacitor connected to contact pads 318 of the cell transistor.
- the layers used for this embodiment are the same as those of the embodiment described with reference to FIG. 2C.
- a capacitor 360 is formed on the second ILD layer 340 on the cell region.
- a silicon nitride layer 342 can be interposed as an etch stopper between the capacitor 360 and the second ILD layer 340 .
- a third ILD layer 370 is formed on the resultant structure.
- the third ILD layer 370 and the second ILD layer 340 are etched on the peripheral circuit region, thereby forming a second contact hole 365 ′ over first contact hole 348 ′.
- a porous oxide plug 350 ′ formed in the first contact hole 348 ′, which is exposed through the second contact hole 365 ′, is removed by dry etching or wet etching.
- the layers used for this process are the same as those of the embodiment described with reference to FIGS. 4E and 4F.
- a contact plug 380 ′ is formed by filling the first and second contact holes 348 ′ and 365 ′, which are formed within the second and third ILD layers 340 and 370 of the peripheral circuit region, with a conductive material.
- the conductive materials are the same as those described with reference to FIG. 4F.
- the ohmic layer/barrier metal layer 372 ′ can be additionally formed before forming the conductive material.
- This embodiment is different from the immediately above embodiment in that the first contact hole is formed during the formation of the bit line contact 322 .
- impurity regions 314 , 316 , and 302 of the peripheral circuit region do not contact metal, and are blocked by the porous oxide plug 350 ′.
- degradation of the electrical characteristics caused by diffusion of dopants from the active regions 314 , and 316 during various thermal processes such as one during forming the bit line contact 322 of the cell region, one during forming the contact 345 , and one during a thermal process for forming the capacitor 360 can be prevented.
- the active region can be protected using a porous plug such as a porous oxide plug.
- a porous plug such as a porous oxide plug.
- a contact portion is protected using a porous plug such as a porous oxide plug.
- a porous plug such as a porous oxide plug.
Abstract
A method for forming a contact of a semiconductor device is disclosed. A first interlevel dielectric (ILD) layer is formed on a conductive region, e.g., an active region. The first ILD layer is etched to form a first contact hole therein to expose the conductive region. The first contact hole is filled with a porous layer having a high etch selectivity with respect to the first ILD layer to form a porous plug therein. Next, a second ILD layer is formed overlying the porous plug. The second ILD layer is etched to form a second contact hole therein to expose the porous plug. The porous plug in the first contact hole is removed. The first and second contact holes are filled with a conductive material to form a contact plug. During this contact formation process, the active region or the conductive region of the semiconductor substrate can be protected with the porous plug. Thus, the electrical characteristics degradation caused by dopant diffusion resulting from a thermal process during contact formation can be avoided.
Description
- This application claims priority from Korean Patent Application No. 2001-15249, filed on Mar. 23, 2001, the contents of which are incorporated herein by reference in their entirety.
- 1. Field of the Invention
- The present invention relates to a method for manufacturing a semiconductor device and, more particularly, to a method for forming a contact of a semiconductor memory device and method for forming a semiconductor device using the same.
- 2. Description of the Related Art
- As semiconductor memory devices become highly integrated, it becomes more difficult to provide interconnections therein. Specifically, a voltage must be applied to a gate electrode, a source/drain, and a bulk substrate to drive a transistor. To realize this, a contact hole must be formed in each terminal, and metal interconnections are also required.
- However, along with an increase in the integration density of the semiconductor memory devices, the design rule decreases, and the size of the contact hole becomes smaller. In particular, in case of a semiconductor memory device having a stack-type capacitor, as the size of the chip is reduced, the height of the capacitor is inevitably increased. The depth of the contact hole is also increased. As a result, the contact hole is incompletely formed, or the contact resistance increases.
- One conventional approach to overcome this problem is to employ a two-step process to form a contact connected to active regions of a semiconductor substrate. This conventional method for forming a contact will be described with reference to FIGS. 1A through 1C.
- First, referring to FIG. 1A, a first interlevel dielectric (ILD)
layer 110 is formed on asemiconductor substrate 100. Then, afirst contact hole 112 for opening anactive region 102 of thesemiconductor substrate 100 is formed. - Next, referring to FIG. 1B, a
lower contact plug 114 is formed by filling thefirst contact hole 112 with a conductive material. Subsequently, asecond ILD layer 120 is formed on thefirst ILD layer 110 and on thelower contact plug 114. Thesecond ILD layer 120 is etched to form asecond contact hole 122 for opening thelower contact plug 114. - Next, referring to FIG. 1C, an
upper contact plug 130 is formed by filling thesecond contact hole 122 with a conductive material, thereby formingcontact plugs second ILD layer 120 to theactive region 102 on thesemiconductor substrate 100. - However, this method for forming a contact has several drawbacks such as ones described below. Although not shown, semiconductor devices such as a capacitor, a bit line contact, and a contact for forming a capacitor, are formed in the first and
second ILD layers active region 102 of thesemiconductor substrate 100, especially, p-type dopants, are diffused and escape through thelower contact plug 114. This significantly deteriorates the electrical characteristics of theactive region 102, i.e., a transistor. This phenomenon becomes severe when the contact plug is formed of a metal. Furthermore, diffusion of dopants occurs more remarkably when an ohmic layer (not shown) formed of silicide is interposed between the active region and the contact plug. - Each memory block forming a memory device in a semiconductor memory device can be divided into a cell region and a peripheral circuit region. In general, dopants must be doped onto an active region of the cell region and onto an active region of the peripheral circuit region. Thus, if the contact is formed on the active region of the peripheral circuit region, there is a significant deterioration of the electrical characteristics caused by the diffusion of dopants. If a thermal process at a temperature of greater than 650° C. with a long processing time is performed during the formation of a device of the cell region during the formation of the contact of the peripheral circuit region, the contact resistance greatly increases and this makes it almost impossible to form the proper contact.
- To solve the above problems, the present invention provides a method for forming a contact in which the electrical characteristics of a contact is not deteriorated by a thermal process during contact formation.
- The present invention also provides a method for forming a semiconductor device, using the method for forming a contact.
- In accordance with an embodiment of the present invention, a first interlevel dielectric (ILD) layer is formed on a semiconductor substrate. The first ILD layer is etched to form a first contact hole to expose an active region of the semiconductor substrate. The first contact hole filled with a porous layer such as a porous oxide layer having a high etch selectivity with respect to the first ILD layer to form a porous plug such as a porous oxide plug. A second ILD layer is formed on the semiconductor substrate on which the porous oxide plug is formed. The second ILD layer is etched to form a second contact hole to expose an upper portion of the filled first contact hole. The porous oxide layer filled in the first contact hole is removed, and the first and second contact holes are filled with a conductive material to form a contact plug.
- In accordance with another embodiment of the present invention, a cell region and a peripheral circuit region are defined by a field oxide layer and an active region on a semiconductor substrate. A transistor is formed on active regions of the cell region and the peripheral circuit region. A first interlevel dielectric (ILD) layer is formed on the semiconductor substrate on which the transistor is formed. A bit line and a bit line contact connected to a source or drain region of the transistor formed on the cell region through the first ILD layer are formed. A second ILD layer is formed on the semiconductor substrate on which the bit line is formed. A contact for a capacitor electrode connected to the source or drain region of the transistor formed on the cell region is formed through the first and second ILD layers. A first contact hole to expose the active region of the peripheral circuit region or a gate electrode of the transistor is formed through the first and second ILD layers. The first contact hole is filled with a porous layer such as a porous oxide layer having a high etch selectivity with respect to the first and second ILD layers. A capacitor connected to the contact for a capacitor electrode is formed on the second ILD layer of the cell region. A third ILD layer is formed on the semiconductor substrate on which the capacitor is formed. A second contact hole for opening an upper portion of the first contact hole of the peripheral circuit region is formed through the third ILD layer of the peripheral circuit region. The porous layer in the exposed first contact hole is removed.
- The exposed first and second contact holes are filled with a conductive material to form a contact of the peripheral circuit region.
- According to yet another embodiment of the present invention, a cell region and a peripheral circuit region are defined by a field oxide layer and an active region on a semiconductor substrate. A transistor is formed on active regions of the cell region and the peripheral circuit region. A first interlevel dielectric (ILD) layer is formed on the semiconductor substrate on which the transistor is formed. A bit line contact connected to a source or drain region of the transistor formed on the cell region through the first ILD layer is formed. A first contact hole for opening the active region of the peripheral circuit region or a gate electrode of the transistor through the first ILD layer. The first contact hole is filled with a porous layer such as a porous oxide layer having a high etch selectivity with respect to the first ILD layer. A bit line connected to the bit line contact on the cell region is formed. A second ILD layer is formed on the semiconductor substrate on which the bit line is formed. A contact for forming a capacitor connected to the source or drain region of the cell region through the first and second ILD layers is formed. A capacitor connected to the contact for a capacitor is formed on the cell region. A third ILD layer is formed on the semiconductor substrate on which the capacitor is formed. A second contact hole to expose an upper portion of the first contact hole of the peripheral circuit region is formed through the second and third ILD layers of the peripheral circuit region. The porous layer in the first contact hole is removed. The first and second contact holes from which the porous layer is removed are filled with a conductive material to form a contact of the peripheral circuit region.
- The above objectives and advantages of the present invention will become more apparent by describing in detail preferred embodiments thereof with reference to the attached drawings in which:
- FIGS. 1A through 1C are sectional views illustrating the step of forming a contact according to the prior art;
- FIGS. 2A through 2F illustrate a method for forming a contact having low resistivity using a porous oxide plug according to an embodiment of the present invention;
- FIG. 3A is a graph illustrating a thermal stress hysteresis loop of nanoglass used in the embodiment of the present invention,
- and FIG. 3B is a graph illustrating a thermal stress hysteresis loop of a conventional chemical vapor deposition (CVD) oxide layer used as an interlevel dielectric (ILD) layer;
- FIGS. 4A through 4F are sectional views illustrating a method for forming a semiconductor device using the method for forming a contact, according to another embodiment of the present invention; and
- FIGS. 5A through 5D are sectional views illustrating a method for forming a semiconductor device using the method for forming a contact, according to yet another embodiment of the present invention.
- The present invention will be described more fully hereinafter with reference to the accompanying drawings in which preferred embodiments of the invention are shown. Terms such as “first” and “second” of a first material layer or a second material layer, used in preferred embodiments to be described later, are used to classify each material layer only in one embodiment, and even though the same terms such as the first material layer or the second material layer, are used in another embodiment, this does not necessarily refer to the same material layer as with the previous embodiment.
- A method for forming a contact according to one embodiment of the present invention will be described with reference to FIGS. 2A through 2F.
- Referring to FIG. 2A, a first interlevel dielectric (ILD) layer is formed on an
active region 202 of asemiconductor substrate 200. Preferably, thefirst ILD layer 210 is a compact and solid oxide layer. Thefirst ILD layer 210 may be formed by a conventional chemical vapor deposition (CVD) method, or a compact and hardened glass layer manufactured by a spin on glass (SOG) method. For example, thefirst ILD layer 210 may be a high-density plasma (HDP) layer, a plasma enhanced-tetraethylorthosilicate (PE-TEOS) layer, or an undoped silicate glass (USG) layer. - Referring back to FIG. 2A, the
first ILD layer 210 is etched to form afirst contact hole 212 to expose the active region of thesemiconductor substrate 200. This processing step can be performed by a conventional photolithography and etching process. That is, a photoresist pattern (not shown) for opening a portion corresponding to thefirst contact hole 212 is formed on thefirst ILD layer 210. Then, thefirst ILD layer 210 is etched to form thefirst contact hole 212, using the photoresist pattern as an etching mask. Preferably, this etch step is performed by reactive ion etching (RIE) such that thefirst ILD layer 210 is selectively etched with respect to the active region 202 (doped silicon) of thesemiconductor substrate 200. - Subsequently, referring to FIG. 2B, the photoresist pattern (not shown) is removed, and a porous dielectric layer such as a
porous oxide layer 214 having a high etch selectivity with respect to thefirst ILD layer 210 is formed on thefirst ILD layer 210 and within thefirst contact hole 212. Here, the “etch selectivity” of B to A is the ratio of etch speeds and is expressed in the ratio of an etch speed of B: an etch speed of A. “High etch selectivity” means that the etch speed of B is faster than the etch speed of A. - The
porous oxide layer 214 having a high etch selectivity is used as a material for filling thefirst contact hole 212 so that theporous oxide layer 214 is etched faster than that of a peripheral layer such as thefirst ILD layer 210 and is selectively removed in a subsequent etch process. Theporous oxide layer 214 can be formed by a chemical vapor deposition (CVD) method, or a spin on glass (SOG) method. - An oxide layer formed by a conventional CVD method in semiconductor processes is formed as a compact layer. However, by adjusting the deposition condition, a porous oxide layer having high porosity and small density that is appropriate for use in an oxide layer of the embodiment can be formed. That is, the density of a deposited layer can be reduced by changing the flow, pressure, and temperature of a source gas. Preferably, the CVD method for forming the porous oxide layer is performed under a pressure of 0.1-10 Torr, at a temperature of 50-600° C., and at a radio frequency (RF) power of 50-700 W. Here, tetramethyl silane (TMS), tetrafluoro silane, trimethylfluoro silane, or dimethyldifluoro silane is used as a source gas, and the flow of the source gas 1-5000 sccm, and oxygen (O2) and hydrogen (H2) are used as a reactive gas, and the flow of the reactive gas is 100-5000 sccm.
- The porous oxide layer formed by the CVD method can be formed of a material selected from the group consisting of SiO2, SiOF, SiOC, and SiOCH. In particular, the oxide layer (for example, a SiOF layer, a SiOC layer, and a SiOCH layer) containing carbon (C) or fluorine (F) of the porous oxide layer has a greater porosity than that of a layer only formed of silicon dioxide (SiO2).
- Both organic SOG such as silane, and inorganic SOG such as silsesquioxane, hydrogen silsesquioxane can be used in the SOG method for forming a porous dielectric layer such as the
porous oxide layer 314. That is, the organic SOG material such as nanoglass manufactured by Allied Signal, or SiLK manufactured by Dow Corning, can be used, and the inorganic SOG material such as XLK manufactured by Dow Corning, can be used. Spin coating is preferably performed at 1000-5000 rpm, and at room temperature. Next, a first thermal treatment of the layer coated by the SOG method is performed at a temperature of 0-100° C. for 3-10 minutes. Next, a second thermal treatment is performed so that the porous oxide layer (214 or 214′) has sufficient strength to endure the stress occurring in a subsequent process. Since the strength of the glass porous oxide layer formed by the SOG method is very weak, it is preferable to undergo a hardening process as described above. The second thermal treatment can be performed by processes such as baking, rapid thermal processing (RTP), or annealing, at a temperature of 200-1000° C. For example, baking can be performed at a temperature of 200-1000 ° C. for 30-60 minutes, or RTP can be performed for 10 seconds to 10 minutes, or annealing can be performed for 30-60 minutes. The second thermal treatment can be performed in an atmosphere of oxygen (O2) and hydrogen (H2), or nitrogen (N2), and also in a vacuum state. In the second thermal treatment, the porous oxide layer formed by the SOG method has a predetermined strength, impurities contained in a dispersion solvent (menstruum) are removed, or pores are easily formed. The porous oxide layer formed by the SOG method can be formed of a material selected from the group consisting of SiO2, SiOC, and SiOCH. - Also, a silica gel such as xerogel or aerogel can be used as the porous oxide layer for the present invention. Here, xerogel or aerogel is a glass layer whose main component is silica (SiO2), and is classified by its density. Xerogel has a density of about 0.2-1.0 g/cm3, and aerogel has a density less than 0.2 g/cm3. In view of the fact that the density of a quartz as a monocrystalline of SiO2 is about 2.6, xerogel and aerogel have very high porosity, and thus are appropriate for the porous oxide layer for an embodiment of the present invention. The xerogel or aerogel can be formed by using the CVD method or SOG method.
- As described above, the
first ILD layer 210 formed by the conventional method is a compact and solid oxide layer, whereas the porous oxide layer of an embodiment of the present invention has high porosity. Thus, dry- or wet-etching speeds are very fast, and it is easy to selectively remove theporous oxide layer 214 in a subsequent etching process. This is because the area of theporous oxide layer 214 in contact with a chemical etchant or an etching gas is large because of the pores formed in theporous oxide layer 214. Further, if the pores create open porosity, the etchant or the etching gas can penetrate into theporous oxide layer 214 more easily, thereby improving the etching characteristics. - Preferably, the
porous oxide layer 214 withstands thermal stress caused by frequent thermal processes performed during the conventional semiconductor fabrication processes. FIG. 3A is a graph illustrating a thermal stress hysteresis loop of nanoglass as one of the porous oxide layers used according to an embodiment of the present invention, and FIG. 3B is a graph illustrating a thermal stress hysteresis loop of a conventional chemical vapor deposition (CVD) oxide layer used as an interlevel dielectric (ILD) layer where (1) is a plasma-enhanced CVD oxide layer, and (2) is a high-density CVD oxide layer. The thermal hysteresis loop illustrates thermal stress occurring when repeatedly periodically raising and lowering the temperature at a predetermined temperature interval. FIGS. 3A and 3B illustrate variations in thermal stress when the processes raising the temperature and lowering the temperature of nanoglass are repeated twice at room temperature to 600° C. More specifically, the internal area of the hysteresis loop by a first cycle of raising the temperature and lowering the temperature, which is performed once, is very narrow. Thus, it is known that nanoglass is hardly transformed by thermal stress occurred by raising and lowering the temperature in one cycle. Also, a cycle of the internal area (the internal area is a degree of transformation of a material caused by thermal stress) of the hysteresis loop by a second cycle of raising the temperature and lowering the temperature, which are performed twice, is almost similar to the internal area of the hysteresis loop by the cycle of raising the temperature and lowering the temperature, which are performed first. There is no difference in each temperature when comparing stress during the raising, i.e., ramp up of the temperature and lowering of the temperature, and thus, even if the cycle is repeated several times, the initial thermal stress characteristics do not vary much. On the other hand, a conventional CVD oxide layer used as an interlevel dielectric (ILD) layer has the thermal stress characteristics different from FIG. 3A. That is, the conventional CVD oxide layer used as the ILD layer does not form a thermal stress cycle with respect to thermal variation. - Referring to FIG. 2C, the
porous oxide layer 214 formed on thefirst ILD layer 210 is removed, thereby forming aporous oxide plug 214′ for filling only inside thefirst contact hole 212. This step can also be performed by a chemical mechanical polishing (CMP) process. Alternatively, this step can also be performed by an etch-back process if the strength of the porous oxide layer is not sufficient to withstand the CMP process. - Referring to FIG. 2D, a
second ILD layer 220 is formed by the conventional CVD method on asemiconductor substrate 200 having theporous oxide plug 214′ formed therein. Thesecond ILD layer 220 is preferably a compact and solid oxide layer such as thefirst ILD layer 210, as described above. Subsequently, a photoresist pattern (not shown) for opening theporous oxide plug 214′ by a conventional photolithography process is formed on thesecond ILD layer 220, and thesecond ILD layer 220 is etched to expose theporous oxide plug 214′, using the photoresist pattern as an etching mask. Thus, asecond contact hole 222 is formed. Here, although not shown, an etch stopper (not shown) having an etch selectivity different from that of the second ILD layer can be interposed between thesecond ILD layer 220 and thefirst ILD layer 210. That is, an etch stopper (not shown) having an etch selectivity with respect to thesecond ILD layer 220 is formed to prevent the lowerfirst ILD layer 210 from being etched together when etching thesecond ILD layer 220. If thesecond ILD layer 220 is an oxide layer, a nitride layer is preferably used as the etch stopper (not shown). - Referring to FIG. 2E, the
porous oxide plug 214′ formed in thefirst contact hole 212 is removed. This can be performed by a dry- and wet-etching method. As described with reference to FIG. 2B, due to internal porosity, the etching speed of theporous oxide layers first ILD layer 210. Due to these characteristics, only the porous oxide layer can be selectively etched without using an etching mask. - The
porous oxide layers LAL 200 solution during wet etching is about 25 kÅ/min. Thus, the etching speed of the nanoglass thin film is more than 100 times faster than the etching speed of a conventional oxide layer, i.e., 200 Å/min. The etching speed of the conventional oxide layer is less than 100 Å/min in a hydrofluoric acid (HF) solution diluted in the ratio of 200:1, whereas the etching speed of the nanoglass thin film in accordance with one embodiment is about 850 Å/min. - Thus, even though there is a difference in an etching solution, the
porous oxide layers - As described above, the
porous oxide plug 214′ formed in thefirst contact hole 212 is removed. Then, the first and second contact holes 212 and 222 are filled with a conductive material, as shown in FIG. 2F, thereby forming thecontact plug 230. A conductive material such as doped polysilicon, or chemically-vapor-deposited or physically-vapor-deposited aluminum (Al), or tungsten (W), titanum nitride (TiN), or tungsten silicon (WSi) can be used. - The method for forming a contact described in these embodiments can be applied to, for example, a two-step contact hole formation process where it is difficult to form a contact hole in a single step due to the large etching depth or a high aspect ratio, which can cause incomplete formation of the contact hole, or leakage current due to over-etching damage to an opening.
- Dopant diffusion occurring between the contact, and the
active region 202, e.g., from theactive region 202 to the contact, can be prevented while thermally-treating another device (not shown) formed on thesemiconductor substrate 200 before forming asecond contact hole 222 with theporous oxide layer 214′. In the prior art, the dopant diffusion occurs often because the lower contact plug is formed of a conductive material, e.g., metal, thus providing an ample diffusion path. But the diffusion of the dopants can be prevented with the porous oxide layer in accordance with an embodiment of the present invention. Namely, because theporous oxide plug 214′ is not dense, or existing in a glass phase, theporous oxide plug 214′ does not provide a diffusion path required for the various diffusion mechanisms such as grain-boundary diffusion or bulk diffusion as in the prior art. Thus, other porous materials may be used instead of a porous oxide layer if they do not provide a diffusion path and have a high etch selectivity with respect to an interlayer dielectric layer as in the above embodiment. - The process of forming a contact in the described embodiment is not limited to a two-step contact formation process but can be easily applied to a three or more step contact formation process, depending on the depth of a contact hole or the specific requirements in processes.
- Also, the method for forming a contact in the embodiment is not limited to a contact connected to the active region of the semiconductor substrate but can be applied to various methods for forming a contact of the semiconductor device such as a contact between metal interconnections.
- A method for forming a semiconductor device having a contact in a peripheral circuit region of each memory block of a semiconductor memory device in accordance with an embodiment of the present invention will be described with reference to FIGS. 4A through 4F.
- Referring to FIG. 4A, a cell region and a peripheral circuit region are defined on a
semiconductor substrate 300, and afield oxide layer 310 for electrically isolatingactive regions semiconductor substrate 300 is formed in each region. Thefield oxide layer 310 can be formed by a conventional local oxidation of silicon (LOCOS) process, or a shallow trench isolation (STI) process. Subsequently, transistors including agate electrode 302, agate dielectric layer 304, and a protective orcapping layer 306 are formed on the cell region and on the peripheral circuit region. Theprotective layer 306 is preferably a nitride layer. Contacts for supplying an electrical signal to the cell region or to the peripheral circuit region will be formed onactive regions - Referring to FIG. 4B, a
bit line contact 322 and abit line 320, which are connected to a source/drain region 312 of the transistor are formed on the cell region. To facilitate the formation of thebit line 320, bitline contact pads 318 can be formed on the source/drain region 312. Thus, the structure of FIG. 4B can be formed by sequentially forming thecontact pads 318, a first interlevel dielectric (ILD)layer 330, thebit line contact 322, and thebit line 320. - To form the
contact pads 318, a doped polysilicon layer may be formed on the cell region on which the transistor is formed, and the doped polysilicon layer is planarized by conventional techniques such as a chemical mechanical polishing (CMP) process.Separate contact pads 318 are thereby formed. - Next, the
bit line contact 322 is formed on thecontact pads 318. Specifically, afirst ILD layer 330 is formed overlying thecontact pads 318. Then, thefirst ILD layer 330 is patterned to form a bit line contact hole therein. Subsequently, a conductive material is deposited into the bit line contact hole, thereby forming thebit line contact 322. Particularly, the planarization process is performed on the resulting structure to form a bit line contact plug for filling the bit line contact hole. Thefirst ILD layer 330 is formed of a solid and compact oxide layer, as described in the above described embodiment. Next, a conductive layer for a bit line, for example, tungsten (W), is deposited on thebit line contact 322 and is patterned, thereby forming thebit line 320. - Referring to FIG. 4C, a contact for forming a capacitor is formed on the contact pads of the cell region. The processing step is similar to the step for forming the
bit line contact 322. Specifically, asecond ILD layer 340 is formed on thefirst ILD layer 330 on which thebit line 320 is formed. Thesecond ILD layer 340 is formed of a solid and compact (dense) layer preferably using the same methods used to form thefirst ILD layer 330. Next, thesecond ILD layer 340 is patterned to form a contact hole therein. Next, a doped polysilicon layer is formed on thesemiconductor substrate 300 including the contact hole, and the polysilicon layer (not shown) formed on thesecond ILD layer 340 is planarized by a CMP process, thereby forming acontact plug 345 in the contact hole. - Referring to FIG. 4D, a porous plug such as a
porous oxide plug 350 is formed where a contact for the peripheral circuit region is to be formed. This processing step is performed by the same or similar method as the processing steps for forming a porous oxide plug (214′ of FIG. 2) with reference to FIGS. 2A through 2C. That is, thesecond ILD layer 340 and thefirst ILD layer 330 are etched to form afirst contact hole 348 to expose theactive regions conductive layer 302 of the transistor, respectively. This exposing step can be performed by the conventional photolithography and etching process. That is, a photoresist pattern (not shown) is formed on thesecond ILD layer 340, and the first and second ILD layers 330 and 340 are etched by using the photoresist pattern as an etching mask, thereby forming thefirst contact hole 348. Preferably, etching is performed by RIE such that the first and second ILD layers 330 and 340 and theprotective layer 306 of the gateconductive layer 302 of the transistor formed on the peripheral circuit region have a high etch selectivity with respect to theactive regions semiconductor substrate 300. That is, in general, theactive regions protective layer 306 are oxide and silicon nitride layers, respectively. Thus, theactive regions - Subsequently, the
first contact hole 348 is filled with a porous layer such as a porous oxide layer, thereby forming theporous oxide plug 350. The oxide layer is formed of the same or similar material and by the same or similar method as in the embodiment described above. - A
silicon nitride layer 342 can be formed on thesecond ILD layer 340, as an etch stopper in the subsequent step of forming a capacitor of the cell region and during forming of a second contact hole over thefirst contact hole 348. - Referring to FIG. 4E, a cylinder or
other type capacitor 360 is formed on thecontact 345 and thesecond ILD layer 340, which are formed on the cell region. The processing steps for forming the cylinder-type capacitor 360 are well known. Thus, a detailed description thereof will be omitted. - Referring back to FIG. 4E, a
third ILD layer 370 is deposited on thesemiconductor substrate 300 on which thecapacitor 360 is formed. Then, thethird ILD layer 370 is planarized by a CMP process. Subsequently, thethird ILD layer 370 of the peripheral circuit region is etched to form asecond contact hole 365 connected to thefirst contact hole 348 formed under thesecond contact hole 365. - After forming the
second contact hole 365, theporous oxide plug 350 formed in thefirst contact hole 348 is removed by etching. This process can be preferably performed by dry etching or wet etching as in the above embodiment. - Referring to FIG. 4F, a
contact 380 is formed in thefirst contact hole 348 from which theporous oxide plug 350 is removed and thesecond contact hole 365. More specifically, an ohmic layer/diffusion barrier layer 372 is formed before forming thecontact 380 to form ohmic contacts between thecontact 380 and theactive regions contact 380 and the gateconductive layer 302. Silicides of metals such as titanium (Ti), tantalum (Ta), tungsten (W), cobalt (Co), and nickel (Ni) can be used as the ohmic layer, and the diffusion barrier layer can be formed of nitrides of the metals described above. - Subsequently, the first and second contact holes348 and 365, on which the ohmic layer/
diffusion barrier layer 372 is formed, are filled with a conductive material such as aluminum (Al) or tungsten (W), thereby forming thecontact 380 for electrically connecting theactive regions conductive layer 302 of thesemiconductor substrate 300 formed on the peripheral circuit region. - During formation of the semiconductor device, several thermal processes are performed. The thermal processes include a thermal treatment process of diffusing impurities in doped polysilicon when forming the
bit line contact 322 and thecontact 345 for a capacitor, and a process of forming a capacitor dielectric layer for thecapacitor 360. The thermal treatment process of diffusing impurities is performed at a temperature of about 800-850° C. The thermal process for forming a capacitor dielectric layer is performed by a thermal treatment at a temperature of several hundreds ° C. for a relatively long processing time, depending on the types of capacitor dielectric layers chosen. With an embodiment of the present invention, during these thermal processes, theactive regions conductive layer 302 contact the porous oxide layer, thereby preventing the diffusion of the impurities (especially, p-type impurities) therefrom. - According to yet another embodiment, another method for forming a semiconductor device having a contact in a peripheral circuit region of each memory block of a semiconductor memory device using the method of the above described embodiment will be described with reference to FIGS. 5A through 5D. Hereinafter, the same reference numerals as those in FIGS. 4A through 4F refer to the same elements throughout the drawings.
- The same or similar method and material as with the immediately above embodiment is used, up to the formation of the
bit line 320 described with reference to FIGS. 4A through 4B. Thus, the description thereof will be omitted. - Referring to FIG. 5A, after a
bit line contact 322 is formed oncontact pads 318 of a cell region, afirst ILD layer 330 of a peripheral circuit region is etched to form afirst contact hole 348¢ for openingactive regions conductive layer 302 on asemiconductor substrate 300. Subsequently, thefirst contact hole 348′ is filled with a porous oxide layer having a high etch selectivity with respect to thefirst ILD layer 330, thereby forming aporous oxide plug 350′. Here, the method for forming the contact hole and the method for forming the porous oxide layer are the same as that of the immediately above described embodiment. - Referring to FIG. 5B, a
bit line 320 is formed on thebit line contact 322 on the cell region. Subsequently, asecond ILD layer 340 is formed overlying thebit line 320. Then, the second and first ILD layers 340 and 330 on the cell region are etched, thereby forming a contact for a capacitor connected to contactpads 318 of the cell transistor. The layers used for this embodiment are the same as those of the embodiment described with reference to FIG. 2C. - Referring to FIG. 5C, a
capacitor 360 is formed on thesecond ILD layer 340 on the cell region. Asilicon nitride layer 342 can be interposed as an etch stopper between thecapacitor 360 and thesecond ILD layer 340. Next, athird ILD layer 370 is formed on the resultant structure. Then, thethird ILD layer 370 and thesecond ILD layer 340 are etched on the peripheral circuit region, thereby forming asecond contact hole 365′ overfirst contact hole 348′. Aporous oxide plug 350′ formed in thefirst contact hole 348′, which is exposed through thesecond contact hole 365′, is removed by dry etching or wet etching. The layers used for this process are the same as those of the embodiment described with reference to FIGS. 4E and 4F. - Referring to FIG. 5D, a
contact plug 380′ is formed by filling the first and second contact holes 348′ and 365′, which are formed within the second and third ILD layers 340 and 370 of the peripheral circuit region, with a conductive material. The conductive materials are the same as those described with reference to FIG. 4F. Similarly, the ohmic layer/barrier metal layer 372′ can be additionally formed before forming the conductive material. - This embodiment is different from the immediately above embodiment in that the first contact hole is formed during the formation of the
bit line contact 322. However, also with this embodiment,impurity regions porous oxide plug 350′. Thus, degradation of the electrical characteristics caused by diffusion of dopants from theactive regions bit line contact 322 of the cell region, one during forming thecontact 345, and one during a thermal process for forming thecapacitor 360 can be prevented. - Using these embodiments of the present invention, during forming a contact on the active region to be connected with interconnections, the active region can be protected using a porous plug such as a porous oxide plug. Thus, deterioration of the electrical characteristics caused by dopant diffusion during various thermal and contact formation processes can be prevented.
- Also, during forming a contact on the peripheral circuit region of the semiconductor memory device, a contact portion is protected using a porous plug such as a porous oxide plug. Thus, the deterioration of the active regions of the peripheral circuit region and the gate conductive layer, caused by high temperature thermal process such as a thermal process for diffusing impurities during the formation of a contact or a capacitor dielectric layer can be prevented.
- While this invention has been particularly shown and described with reference to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.
Claims (53)
1. A method for forming a contact for a semiconductor device, comprising:
forming a first interlevel dielectric (ILD) layer on a semiconductor substrate having an active region;
etching the first ILD layer to form a first contact hole therein to expose the active region;
filling the first contact hole with a porous layer having a high etch selectivity with respect to the first ILD layer to form a porous plug therein;
forming a second ILD layer overlying the porous plug;
etching the second ILD layer to form a second contact hole therein to expose the porous plug;
removing the porous plug formed in the first contact hole; and
filling the first and second contact holes with a conductive material to form a contact plug therein.
2. The method of claim 1 , wherein the porous plug is formed of oxide.
3. The method of claim 1 , wherein filling the first contact hole with the porous layer further comprises:
forming a porous layer having a high etch selectivity with respect to the first ILD layer within the first contact hole and on the first ILD layer; and
planarizing the porous layer to form the porous plug in the first contact hole.
4. The method of claim 3 , wherein the porous layer is formed of oxide.
5. The method of claim 4 , wherein the porous oxide layer is formed by a chemical vapor deposition (CVD) method.
6. The method of claim 5 , wherein tetramethyl silane (TMS), tetrafluoro silane, trimethylfluoro silane, or dimethyldifluoro silane is used as a source gas, and oxygen (O2) and hydrogen (H2) are used as a reactive gas, in the CVD method.
7. The method of claim 5 , wherein the CVD method is performed under a pressure of 0.1-10 Torr, at a temperature of 50-600° C., and at a radio frequency (RF) power of 50-700 W.
8. The method of claim 5 , wherein the porous oxide layer is formed of a material selected from the group consisting of SiO2, SiOF, SiOC, and SiOCH.
9. The method of claim 5 , wherein the porous oxide layer is formed of xerogel, or aerogel.
10. The method of claim 1 , wherein the porous layer is a glass oxide layer formed by a spin on glass (SOG) method.
11. The method of claim 10 , wherein the porous layer is thermally treated at a temperature of 200-1000° C.
12. The method of claim 10 , wherein the porous layer is formed of a material selected from the group consisting of SiO2, SiOC, and SiOCH.
13. The method of claim 10 , wherein the porous layer is formed of xerogel, or aerogel.
14. The method of claim 1 , wherein removing the porous layer comprises wet etching.
15. The method of claim 14 , wherein a wet etchant used in the wet etching is a LAL solution or a hydrofluoric acid (HF) solution.
16. The method of claim 1 , wherein the conductive material for forming the contact plug is a metal.
17. The method of claim 16 , wherein the metal is aluminum (Al), tungsten (W), titanium nitride (TiN), or tungsten silicon (WSi).
18. The method of claim 16 , before forming the contact plug, further comprising forming an ohmic layer/diffusion barrier layer in the first contact hole and the second contact hole.
19. The method of claim 18 , wherein the ohmic layer is formed of a metal selected from the group consisting of consisting of titanium (Ti), tantalum (Ta), cobalt (Co), nickel (Ni), or tungsten (W), and the diffusion barrier layer is formed of a nitride of the selected metal.
20. The method of claim 1 , wherein the etch selectivity of the porous layer with respect to the first and second ILD layers is greater than 5.
21. The method of claim 1 , wherein the first and second ILD layers are high-density plasma (HDP) layers, plasma enhanced-tetraethylorthosilicate (PE-TEOS) layers, or undoped silicate glass (USG) layers.
22. A method for forming a semiconductor device, comprising:
forming an isolation layer that defines active regions on a semiconductor substrate having a cell region and a peripheral circuit region,
forming a transistor on the active regions of the cell region and the peripheral circuit region;
forming a first interlevel dielectric (ILD) layer overlying the transistor;
forming a bit line and a bit line contact connected to a source or drain region of the transistor formed on the cell region through the first ILD layer;
forming a second ILD layer overlying the bit line;
forming a contact for a capacitor electrode connected to the source or drain region of the transistor formed on the cell region through the first and second ILD layers;
forming a first contact hole to expose the active region of the peripheral circuit region or a gate electrode of the transistor through the first and second ILD layers; and
filling the first contact hole with a porous layer having a high etch selectivity with respect to the first and second ILD layers.
23. The method of claim 22 , further comprising:
forming a capacitor connected to the contact for a capacitor electrode on the second ILD layer of the cell region;
forming a third ILD layer overlying the capacitor;
forming a second contact hole overlying the first contact hole of the peripheral circuit region through the third ILD layer of the peripheral circuit region;
removing the porous layer in the first contact hole; and
filling the exposed first and second contact holes with a conductive material to form a contact on the peripheral circuit region.
24. The method of claim 23 , wherein the porous layer is formed of oxide.
25. The method of claim 24 , wherein the porous oxide layer is formed by a chemical vapor deposition (CVD) method.
26. The method of claim 24 , wherein the porous oxide layer is a glass oxide layer formed by a spin on glass (SOG) method.
27. The method of claim 24 , wherein the porous oxide layer is removed by wet etching during removing the porous oxide layer.
28. The method of claim 24 , before forming the contact plug, further comprising forming an ohmic layer/diffusion barrier layer in the first contact hole and the second contact hole.
29. The method of claim 23 , after forming the second ILD layer, further comprising forming an etch stopper on the second ILD layer.
30. The method of claim 23 , wherein the etch selectivity of the porous oxide layer with respect to the first, second, and third ILD layers is greater than 5.
31. The method of claim 23 , wherein the first, second, and third ILD layers are high-density plasma (HDP) layers, plasma enhanced tetraethylorthosilicate (PE-TEOS) layers, or undoped silicate glass (USG) layers.
32. A method for forming a semiconductor device, comprising:
forming a transistor on active regions of a cell region and a peripheral circuit region of a semiconductor substrate;
forming a first interlevel dielectric (ILD) layer overlying the transistor;
forming a bit line contact connected to a source or drain region of the transistor formed on the cell region through the first ILD layer;
forming a first contact hole to expose the active region of the peripheral circuit region or a gate electrode of the transistor through the first ILD layer; and
filling the first contact hole with a porous layer having a high etch selectivity with respect to the first ILD layer.
32. The method of claim 32 , further comprising:
forming a bit line connected to the bit line contact on the cell region;
forming a second ILD layer overlying the bit line;
forming a contact for a capacitor connected to the source or drain region of the cell region through the first and second ILD layers;
forming a capacitor connected to the contact for forming a capacitor on the cell region;
forming a third ILD layer overlying the capacitor;
forming a second contact hole overlying the first contact hole on the peripheral circuit region through the second and third ILD layers of the peripheral circuit region;
removing the porous layer in the first contact hole; and
filling the first and second contact holes with a conductive material to form a contact on the peripheral circuit region.
33. The method of claim 32 , wherein the porous layer is formed of oxide.
34. The method of claim 33 , wherein the porous oxide layer is formed by a chemical vapor deposition (CVD) method.
35. The method of claim 34 , wherein tetramethyl silane (TMS), tetrafluoro silane, trimethylfluoro silane, or dimethyldifluoro silane is used as a source gas, and oxygen (O2) and hydrogen (H2) are used as a reactive gas, in the CVD method.
36. The method of claim 34 , wherein the CVD method is performed at a pressure of 0.1-10 Torr, a temperature of 50-600° C., and a radio frequency (RF) power of 50-700 W.
37. The method of claim 34 , wherein the porous oxide layer is formed of a material selected from the group consisting of SiO2, SiOF, SiOC, and SiOCH.
38. The method of claim 34 , wherein the porous oxide layer is formed of xerogel, or aerogel.
39. The method of claim 33 , wherein the porous oxide layer is a glass oxide layer formed by a spin on glass (SOG) method.
40. The method of claim 39 , wherein the porous oxide layer is thermally treated at a temperature of 200-1000° C.
41. The method of claim 39 , wherein the porous oxide layer is formed of a material selected from the group consisting of SiO2, SiOC, and SiOCH.
42. The method of claim 39 , wherein the porous oxide layer is formed of xerogel, or aerogel.
43. The method of claim 32 , wherein removing the porous layer comprises wet etching.
44. The method of claim 43 , wherein a wet etchant used in the wet etching is a LAL solution or a hydrofluoric acid (HF) solution.
45. The method of claim 32 , before forming the contact plug, further comprising forming an ohmic layer/diffusion barrier layer in the first contact hole and the second contact hole.
46. The method of claim 45 , wherein the ohmic layer/diffusion barrier layer is formed of a metal selected from the group consisting of titanium (Ti), tantalum (Ta), cobalt (Co), nickel (Ni), or tungsten (W), and nitride of the metal, respectively.
47. The method of claim 32 , after forming the second ILD layer, further comprising forming an etch stopper on the second ILD layer.
48. The method of claim 47 , wherein the etch stopper is a silicon nitride (SiN) layer.
49. The method of claim 32 , wherein the etch selectivity of the porous layer with respect to the first, second, and third ILD layers is greater than 5.
50. The method of claim 32 , wherein the first, second, and third ILD layers are high-density plasma (HDP) layers, plasma enhanced tetraethylorthosilicate (PE-TEOS) layers, or undoped silicate glass (USG) layers.
51. A method for forming a contact for a semiconductor device, comprising:
forming a first interlevel dielectric (ILD) layer on a conductive region;
etching the first ILD layer to form a first contact hole therein to expose the conductive region; and
filling the first contact hole with a porous layer having a high etch selectivity with respect to the first ILD layer to form a porous plug therein.
52. The method of claim 51, further comprising:
forming a second ILD layer overlying the porous plug;
etching the second ILD layer to form a second contact hole therein to expose the porous plug;
removing the porous plug in the first contact hole; and
filling the first and second contact holes with a conductive material to form a contact plug.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/895,190 US7087519B2 (en) | 2001-03-23 | 2004-07-19 | Method for forming contact having low resistivity using porous plug and method for forming semiconductor devices using the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR01-15248 | 2001-03-23 | ||
KR10-2001-0015248A KR100366639B1 (en) | 2001-03-23 | 2001-03-23 | A method for formation of contact having low resistivity using porous oxide plug and methods for forming semiconductor devices using the same |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/895,190 Division US7087519B2 (en) | 2001-03-23 | 2004-07-19 | Method for forming contact having low resistivity using porous plug and method for forming semiconductor devices using the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020137276A1 true US20020137276A1 (en) | 2002-09-26 |
Family
ID=19707314
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/103,942 Abandoned US20020137276A1 (en) | 2001-03-23 | 2002-03-22 | Method for forming contact having low resistivity using porous plug and method for forming semiconductor devices using the same |
US10/895,190 Expired - Fee Related US7087519B2 (en) | 2001-03-23 | 2004-07-19 | Method for forming contact having low resistivity using porous plug and method for forming semiconductor devices using the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/895,190 Expired - Fee Related US7087519B2 (en) | 2001-03-23 | 2004-07-19 | Method for forming contact having low resistivity using porous plug and method for forming semiconductor devices using the same |
Country Status (2)
Country | Link |
---|---|
US (2) | US20020137276A1 (en) |
KR (1) | KR100366639B1 (en) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050037610A1 (en) * | 2003-08-14 | 2005-02-17 | Yong-Won Cha | Methods of filling trenches using high-density plasma deposition (HDP) |
US20050260813A1 (en) * | 2003-11-14 | 2005-11-24 | Shea Kevin R | Reduced cell-to-cell shorting for memory arrays |
US20050266650A1 (en) * | 2004-05-31 | 2005-12-01 | Hynix Semiconductor Inc. | Semiconductor device with flowable insulation layer formed on capacitor and method for fabricating the same |
US20060134496A1 (en) * | 2004-12-13 | 2006-06-22 | Applied Materials, Inc. | Fuel cell conditioning layer |
US20060276053A1 (en) * | 2005-06-07 | 2006-12-07 | Jun-Hyun Cho | Spin-on glass composition, method of preparing the spin-on glass composition and method of forming a porous silicon oxide layer using the spin-on glass composition |
US20070013069A1 (en) * | 2003-05-29 | 2007-01-18 | Munehiro Tada | Wiring structure and method for manufacturing the same |
US20090065939A1 (en) * | 2007-09-11 | 2009-03-12 | Tokyo Electron Limited | Method for integrating selective ruthenium deposition into manufacturing of a semiconductior device |
US20100081274A1 (en) * | 2008-09-29 | 2010-04-01 | Tokyo Electron Limited | Method for forming ruthenium metal cap layers |
US7799681B2 (en) | 2008-07-15 | 2010-09-21 | Tokyo Electron Limited | Method for forming a ruthenium metal cap layer |
US20110210447A1 (en) * | 2010-02-26 | 2011-09-01 | Robert Seidel | Contact elements of semiconductor devices comprising a continuous transition to metal lines of a metallization layer |
US20140273512A1 (en) * | 2013-03-15 | 2014-09-18 | Younsoo Kim | Trialkylsilane silicon precursor compound, method of forming a layer using the same, and semiconductor device including the layer |
CN107492483A (en) * | 2017-07-18 | 2017-12-19 | 李哲洋 | A kind of growth of silicon carbide method in mixed growth source |
US10505111B1 (en) * | 2018-07-20 | 2019-12-10 | International Business Machines Corporation | Confined phase change memory with double air gap |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7271489B2 (en) * | 2003-10-15 | 2007-09-18 | Megica Corporation | Post passivation interconnection schemes on top of the IC chips |
KR100462366B1 (en) * | 2002-11-20 | 2004-12-17 | 매그나칩 반도체 유한회사 | Method for forming metal interconnection layer of semiconductor device |
KR100615085B1 (en) | 2004-01-12 | 2006-08-22 | 삼성전자주식회사 | Node contact structures, semiconductor devices employing the same, static random access memory cells employing the same and methods of fabricating the same |
KR100745986B1 (en) * | 2004-12-08 | 2007-08-06 | 삼성전자주식회사 | Fabrication method of dual damascene interconnections of microelectronics device using filler having porogen |
KR100640965B1 (en) * | 2004-12-30 | 2006-11-02 | 동부일렉트로닉스 주식회사 | Method for Forming Semiconductor Device |
US20060198008A1 (en) * | 2005-03-07 | 2006-09-07 | Micron Technology, Inc. | Formation of micro lens by using flowable oxide deposition |
US7120046B1 (en) * | 2005-05-13 | 2006-10-10 | Micron Technology, Inc. | Memory array with surrounding gate access transistors and capacitors with global and staggered local bit lines |
US7371627B1 (en) | 2005-05-13 | 2008-05-13 | Micron Technology, Inc. | Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit lines |
US7365025B2 (en) * | 2006-02-06 | 2008-04-29 | Samsung Electronics Co., Ltd. | Methods of forming dual-damascene interconnect structures on semiconductor substrates using multiple planarization layers having different porosity characteristics |
US20080026494A1 (en) * | 2006-07-26 | 2008-01-31 | Sharp Laboratories Of America, Inc. | Method of fabricating a terbium-doped electroluminescence device via metal organic deposition processes |
KR20080047660A (en) * | 2006-11-27 | 2008-05-30 | 동부일렉트로닉스 주식회사 | Semiconductor device and method of manufacturing the same |
KR101034929B1 (en) | 2008-12-24 | 2011-05-17 | 주식회사 하이닉스반도체 | Method of forming metal line of semiconductor devices |
KR101135766B1 (en) * | 2010-08-10 | 2012-04-16 | 에스케이하이닉스 주식회사 | Method of forming metal line for semiconductor device |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5705430A (en) * | 1995-06-07 | 1998-01-06 | Advanced Micro Devices, Inc. | Dual damascene with a sacrificial via fill |
US6057239A (en) * | 1997-12-17 | 2000-05-02 | Advanced Micro Devices, Inc. | Dual damascene process using sacrificial spin-on materials |
US5895239A (en) * | 1998-09-14 | 1999-04-20 | Vanguard International Semiconductor Corporation | Method for fabricating dynamic random access memory (DRAM) by simultaneous formation of tungsten bit lines and tungsten landing plug contacts |
US6461955B1 (en) * | 1999-04-29 | 2002-10-08 | Texas Instruments Incorporated | Yield improvement of dual damascene fabrication through oxide filling |
KR20000072897A (en) * | 1999-05-03 | 2000-12-05 | 윤종용 | method of manufacturing semiconductor device |
US6143604A (en) * | 1999-06-04 | 2000-11-07 | Taiwan Semiconductor Manufacturing Company | Method for fabricating small-size two-step contacts for word-line strapping on dynamic random access memory (DRAM) |
US6380710B1 (en) | 1999-07-09 | 2002-04-30 | Sony Corporation | Photovoltaic-charged secondary battery device |
KR100532404B1 (en) * | 1999-07-16 | 2005-11-30 | 삼성전자주식회사 | Method for forming electrical interconnection using dual damascene process |
KR100346830B1 (en) * | 1999-09-29 | 2002-08-03 | 삼성전자 주식회사 | Method of manufacturing electrical interconnection for semiconductor device |
US6297149B1 (en) * | 1999-10-05 | 2001-10-02 | International Business Machines Corporation | Methods for forming metal interconnects |
KR100400033B1 (en) * | 2001-02-08 | 2003-09-29 | 삼성전자주식회사 | Semiconductor device having multi-interconnection structure and manufacturing method thereof |
-
2001
- 2001-03-23 KR KR10-2001-0015248A patent/KR100366639B1/en not_active IP Right Cessation
-
2002
- 2002-03-22 US US10/103,942 patent/US20020137276A1/en not_active Abandoned
-
2004
- 2004-07-19 US US10/895,190 patent/US7087519B2/en not_active Expired - Fee Related
Cited By (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7701060B2 (en) * | 2003-05-29 | 2010-04-20 | Nec Corporation | Wiring structure and method for manufacturing the same |
US20100151675A1 (en) * | 2003-05-29 | 2010-06-17 | Nec Corporation | Wiring structure and method for manufacturing the same |
US20070013069A1 (en) * | 2003-05-29 | 2007-01-18 | Munehiro Tada | Wiring structure and method for manufacturing the same |
US8592303B2 (en) | 2003-05-29 | 2013-11-26 | Renesas Electronics Corporation | Wiring structure and method for manufacturing the same |
US7598177B2 (en) | 2003-08-14 | 2009-10-06 | Samsung Electronics Co., Ltd. | Methods of filling trenches using high-density plasma deposition (HDP) |
US7056827B2 (en) * | 2003-08-14 | 2006-06-06 | Samsung Electronics Co., Ltd. | Methods of filling trenches using high-density plasma deposition (HDP) |
US20050037610A1 (en) * | 2003-08-14 | 2005-02-17 | Yong-Won Cha | Methods of filling trenches using high-density plasma deposition (HDP) |
US20060183320A1 (en) * | 2003-08-14 | 2006-08-17 | Samsung Electronics Co., Ltd. | Methods of filling trenches using high-density plasma deposition (HDP) |
US7452770B2 (en) * | 2003-11-14 | 2008-11-18 | Micron Technology, Inc. | Reduced cell-to-cell shorting for memory arrays |
US20050260813A1 (en) * | 2003-11-14 | 2005-11-24 | Shea Kevin R | Reduced cell-to-cell shorting for memory arrays |
US20050266650A1 (en) * | 2004-05-31 | 2005-12-01 | Hynix Semiconductor Inc. | Semiconductor device with flowable insulation layer formed on capacitor and method for fabricating the same |
US7538007B2 (en) * | 2004-05-31 | 2009-05-26 | Hynix Semiconductor, Inc. | Semiconductor device with flowable insulation layer formed on capacitor and method for fabricating the same |
US20060134496A1 (en) * | 2004-12-13 | 2006-06-22 | Applied Materials, Inc. | Fuel cell conditioning layer |
US7959987B2 (en) * | 2004-12-13 | 2011-06-14 | Applied Materials, Inc. | Fuel cell conditioning layer |
US7517815B2 (en) * | 2005-06-07 | 2009-04-14 | Samsung Electronics Co., Ltd. | Spin-on glass composition, method of preparing the spin-on glass composition and method of forming a porous silicon oxide layer using the spin-on glass composition |
US20060276053A1 (en) * | 2005-06-07 | 2006-12-07 | Jun-Hyun Cho | Spin-on glass composition, method of preparing the spin-on glass composition and method of forming a porous silicon oxide layer using the spin-on glass composition |
US20090065939A1 (en) * | 2007-09-11 | 2009-03-12 | Tokyo Electron Limited | Method for integrating selective ruthenium deposition into manufacturing of a semiconductior device |
US7829454B2 (en) | 2007-09-11 | 2010-11-09 | Tokyo Electron Limited | Method for integrating selective ruthenium deposition into manufacturing of a semiconductior device |
US7799681B2 (en) | 2008-07-15 | 2010-09-21 | Tokyo Electron Limited | Method for forming a ruthenium metal cap layer |
US20100081274A1 (en) * | 2008-09-29 | 2010-04-01 | Tokyo Electron Limited | Method for forming ruthenium metal cap layers |
US20110210447A1 (en) * | 2010-02-26 | 2011-09-01 | Robert Seidel | Contact elements of semiconductor devices comprising a continuous transition to metal lines of a metallization layer |
DE102010002451B4 (en) * | 2010-02-26 | 2012-01-26 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | Method for producing contact elements of semiconductor devices |
US8580684B2 (en) | 2010-02-26 | 2013-11-12 | Globalfoundries Inc. | Contact elements of semiconductor devices comprising a continuous transition to metal lines of a metallization layer |
DE102010002451A1 (en) * | 2010-02-26 | 2011-09-01 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | Contact elements of semiconductor devices that have a continuous transition to metal lines of a metallization layer |
US20140273512A1 (en) * | 2013-03-15 | 2014-09-18 | Younsoo Kim | Trialkylsilane silicon precursor compound, method of forming a layer using the same, and semiconductor device including the layer |
US9437419B2 (en) * | 2013-03-15 | 2016-09-06 | Samsung Electronics Co., Ltd. | Method of forming a layer using a trialkylsilane silicon precursor compound |
CN107492483A (en) * | 2017-07-18 | 2017-12-19 | 李哲洋 | A kind of growth of silicon carbide method in mixed growth source |
US10505111B1 (en) * | 2018-07-20 | 2019-12-10 | International Business Machines Corporation | Confined phase change memory with double air gap |
Also Published As
Publication number | Publication date |
---|---|
US20050054183A1 (en) | 2005-03-10 |
KR20020075065A (en) | 2002-10-04 |
US7087519B2 (en) | 2006-08-08 |
KR100366639B1 (en) | 2003-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7087519B2 (en) | Method for forming contact having low resistivity using porous plug and method for forming semiconductor devices using the same | |
US6165880A (en) | Double spacer technology for making self-aligned contacts (SAC) on semiconductor integrated circuits | |
US6573168B2 (en) | Methods for forming conductive contact body for integrated circuits using dummy dielectric layer | |
JP3529732B2 (en) | Method for forming a MOSFET device | |
US6297126B1 (en) | Silicon nitride capped shallow trench isolation method for fabricating sub-micron devices with borderless contacts | |
US6114734A (en) | Transistor structure incorporating a solid deuterium source for gate interface passivation | |
US6869874B2 (en) | Method for fabricating contact plug with low contact resistance | |
US6358849B1 (en) | Integrated circuit interconnect and method | |
US6972223B2 (en) | Use of atomic oxygen process for improved barrier layer | |
US20050161821A1 (en) | Method for forming interconnection line in semiconductor device and interconnection line structure | |
US7670946B2 (en) | Methods to eliminate contact plug sidewall slit | |
EP1203407A1 (en) | Methods of forming an interlevel dielectric layer between different levels of metal layers in the fabrication of integrated circuit | |
KR20010033186A (en) | Semiconductor processing method comprising the fabrication of a barrier layer | |
US20060263971A1 (en) | Semiconductor device and method thereof | |
US7112839B2 (en) | Semiconductor device with transistor and capacitor and its manufacture method | |
US6054377A (en) | Method for forming an inlaid via in a semiconductor device | |
US7595521B2 (en) | Terraced film stack | |
US6686286B2 (en) | Method for forming a borderless contact of a semiconductor device | |
US6479399B2 (en) | Method of forming interlevel dielectric layer of semiconductor device | |
US20020160595A1 (en) | Method for forming a silicide gate stack for use in a self-aligned contact etch | |
US6194328B1 (en) | H2 diffusion barrier formation by nitrogen incorporation in oxide layer | |
US7332427B2 (en) | Method of forming an interconnection line in a semiconductor device | |
KR100282712B1 (en) | Contact hole of highly integrated semiconductor device and method of forming the same | |
US6660650B1 (en) | Selective aluminum plug formation and etchback process | |
TW415081B (en) | Fabrication of DRAM of Capacitor Under Bit line (CUB) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD, KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PARK, HEE-SOOK;REEL/FRAME:012744/0282 Effective date: 20020316 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |