US20020115262A1 - Self-aligned silicide process for reduction of Si consumption in shallow junction and thin SOI electronic devices - Google Patents
Self-aligned silicide process for reduction of Si consumption in shallow junction and thin SOI electronic devices Download PDFInfo
- Publication number
- US20020115262A1 US20020115262A1 US09/791,024 US79102401A US2002115262A1 US 20020115262 A1 US20020115262 A1 US 20020115262A1 US 79102401 A US79102401 A US 79102401A US 2002115262 A1 US2002115262 A1 US 2002115262A1
- Authority
- US
- United States
- Prior art keywords
- alloy
- layer
- silicide
- annealing
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 112
- 229910021332 silicide Inorganic materials 0.000 title claims abstract description 76
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 title claims abstract description 75
- 230000008569 process Effects 0.000 title claims abstract description 43
- 230000009467 reduction Effects 0.000 title description 4
- 229910045601 alloy Inorganic materials 0.000 claims abstract description 80
- 239000000956 alloy Substances 0.000 claims abstract description 80
- 229910008310 Si—Ge Inorganic materials 0.000 claims abstract description 29
- 239000012212 insulator Substances 0.000 claims abstract description 23
- 229910013627 M-Si Inorganic materials 0.000 claims abstract description 18
- 229910052759 nickel Inorganic materials 0.000 claims abstract description 13
- -1 where M is Co Substances 0.000 claims abstract description 5
- 238000000137 annealing Methods 0.000 claims description 55
- 239000002184 metal Substances 0.000 claims description 39
- 229910052751 metal Inorganic materials 0.000 claims description 39
- 239000000758 substrate Substances 0.000 claims description 33
- 229910052710 silicon Inorganic materials 0.000 claims description 24
- 239000000654 additive Substances 0.000 claims description 22
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 22
- 239000001301 oxygen Substances 0.000 claims description 22
- 229910052760 oxygen Inorganic materials 0.000 claims description 22
- 230000004888 barrier function Effects 0.000 claims description 21
- 239000004065 semiconductor Substances 0.000 claims description 18
- 239000000203 mixture Substances 0.000 claims description 17
- 230000000996 additive effect Effects 0.000 claims description 16
- 229910052718 tin Inorganic materials 0.000 claims description 16
- 229910018999 CoSi2 Inorganic materials 0.000 claims description 14
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 14
- 230000015572 biosynthetic process Effects 0.000 claims description 13
- 229910052732 germanium Inorganic materials 0.000 claims description 13
- 229910052799 carbon Inorganic materials 0.000 claims description 12
- 229910052804 chromium Inorganic materials 0.000 claims description 12
- 229910052758 niobium Inorganic materials 0.000 claims description 12
- 229910052702 rhenium Inorganic materials 0.000 claims description 12
- 229910052703 rhodium Inorganic materials 0.000 claims description 12
- 229910052715 tantalum Inorganic materials 0.000 claims description 12
- 229910052719 titanium Inorganic materials 0.000 claims description 12
- 229910052720 vanadium Inorganic materials 0.000 claims description 12
- 229910021244 Co2Si Inorganic materials 0.000 claims description 11
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 11
- 238000005229 chemical vapour deposition Methods 0.000 claims description 11
- 238000005137 deposition process Methods 0.000 claims description 11
- 239000010703 silicon Substances 0.000 claims description 11
- 238000005530 etching Methods 0.000 claims description 10
- 238000009792 diffusion process Methods 0.000 claims description 9
- 230000009466 transformation Effects 0.000 claims description 9
- 229910005883 NiSi Inorganic materials 0.000 claims description 8
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 8
- 229910052802 copper Inorganic materials 0.000 claims description 8
- 239000007789 gas Substances 0.000 claims description 8
- 229910052738 indium Inorganic materials 0.000 claims description 8
- 229910052741 iridium Inorganic materials 0.000 claims description 8
- 229910052742 iron Inorganic materials 0.000 claims description 8
- 229910052748 manganese Inorganic materials 0.000 claims description 8
- 229910052750 molybdenum Inorganic materials 0.000 claims description 8
- 229910052763 palladium Inorganic materials 0.000 claims description 8
- 229910052697 platinum Inorganic materials 0.000 claims description 8
- 229910052707 ruthenium Inorganic materials 0.000 claims description 8
- 229910052706 scandium Inorganic materials 0.000 claims description 8
- 229910052721 tungsten Inorganic materials 0.000 claims description 8
- 229910052727 yttrium Inorganic materials 0.000 claims description 8
- 229910052726 zirconium Inorganic materials 0.000 claims description 8
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 5
- 238000011065 in-situ storage Methods 0.000 claims description 5
- 150000004767 nitrides Chemical class 0.000 claims description 5
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 claims description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 5
- 238000000844 transformation Methods 0.000 claims description 5
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 4
- 229910052684 Cerium Inorganic materials 0.000 claims description 4
- 229910052692 Dysprosium Inorganic materials 0.000 claims description 4
- 229910052691 Erbium Inorganic materials 0.000 claims description 4
- 229910052693 Europium Inorganic materials 0.000 claims description 4
- 229910052688 Gadolinium Inorganic materials 0.000 claims description 4
- 229910052689 Holmium Inorganic materials 0.000 claims description 4
- 229910052765 Lutetium Inorganic materials 0.000 claims description 4
- 229910052779 Neodymium Inorganic materials 0.000 claims description 4
- 229910052777 Praseodymium Inorganic materials 0.000 claims description 4
- 229910052772 Samarium Inorganic materials 0.000 claims description 4
- 229910052775 Thulium Inorganic materials 0.000 claims description 4
- 229910052769 Ytterbium Inorganic materials 0.000 claims description 4
- 229910052782 aluminium Inorganic materials 0.000 claims description 4
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 3
- 229910004166 TaN Inorganic materials 0.000 claims description 3
- 229910052771 Terbium Inorganic materials 0.000 claims description 3
- 238000004140 cleaning Methods 0.000 claims description 3
- 238000001704 evaporation Methods 0.000 claims description 3
- 230000008020 evaporation Effects 0.000 claims description 3
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims description 2
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 claims 4
- 239000000356 contaminant Substances 0.000 claims 2
- 238000002294 plasma sputter deposition Methods 0.000 claims 2
- 229910000676 Si alloy Inorganic materials 0.000 claims 1
- 229910052776 Thorium Inorganic materials 0.000 claims 1
- 150000002500 ions Chemical class 0.000 claims 1
- 229910002441 CoNi Inorganic materials 0.000 abstract description 2
- 239000010410 layer Substances 0.000 description 64
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 8
- 238000006243 chemical reaction Methods 0.000 description 6
- 229910017052 cobalt Inorganic materials 0.000 description 6
- 239000010941 cobalt Substances 0.000 description 6
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 6
- 229910020711 Co—Si Inorganic materials 0.000 description 5
- 239000000463 material Substances 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 238000010438 heat treatment Methods 0.000 description 4
- 238000004544 sputter deposition Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- AIOWANYIHSOXQY-UHFFFAOYSA-N cobalt silicon Chemical compound [Si].[Co] AIOWANYIHSOXQY-UHFFFAOYSA-N 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- 238000009826 distribution Methods 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 239000011229 interlayer Substances 0.000 description 3
- 229910001092 metal group alloy Inorganic materials 0.000 description 3
- 238000001020 plasma etching Methods 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 229910000531 Co alloy Inorganic materials 0.000 description 2
- 229910019001 CoSi Inorganic materials 0.000 description 2
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- 238000002441 X-ray diffraction Methods 0.000 description 2
- 229910002056 binary alloy Inorganic materials 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000009828 non-uniform distribution Methods 0.000 description 2
- 238000000819 phase cycle Methods 0.000 description 2
- BJAARRARQJZURR-UHFFFAOYSA-N trimethylazanium;hydroxide Chemical compound O.CN(C)C BJAARRARQJZURR-UHFFFAOYSA-N 0.000 description 2
- 238000009827 uniform distribution Methods 0.000 description 2
- 229910000927 Ge alloy Inorganic materials 0.000 description 1
- 229910018098 Ni-Si Inorganic materials 0.000 description 1
- 229910012990 NiSi2 Inorganic materials 0.000 description 1
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- 229910018529 Ni—Si Inorganic materials 0.000 description 1
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 238000000224 chemical solution deposition Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000011982 device technology Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000000155 in situ X-ray diffraction Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 230000000877 morphologic effect Effects 0.000 description 1
- PEUPIGGLJVUNEU-UHFFFAOYSA-N nickel silicon Chemical compound [Si].[Ni] PEUPIGGLJVUNEU-UHFFFAOYSA-N 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- 238000000992 sputter etching Methods 0.000 description 1
- 229910002058 ternary alloy Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
Definitions
- the present invention relates to a method of forming ohmic contacts for a semiconductor device, and more particularly to a self-aligned silicide process, i.e., salicide process, which substantially minimizes silicon (Si) consumption in shallow junction and thin silicon-on-insulator (SOI) electronic devices.
- a self-aligned silicide process i.e., salicide process, which substantially minimizes silicon (Si) consumption in shallow junction and thin silicon-on-insulator (SOI) electronic devices.
- a TiN/Co film is deposited over the devices and annealed to form cobalt monosilicide over exposed Si regions (i.e., source, drain and gate) of the transistors.
- a selective wet etch is then performed to remove the TiN cap and the non-reacted cobalt left over the oxide or nitride regions.
- the cobalt monosilicide is then annealed to form the cobalt disilicide.
- the final cobalt disilicide formed is 3.5 times thicker than the initial cobalt film deposited and the reaction consumed an even thicker layer of Si (3.6 times the initial cobalt film) so that the surface of the silicide is slightly below the original Si surface.
- a second strategy for limiting substrate and junction consumption is to have a secondary source of Si. This had been proposed and can be done in many different ways. Each prior art method must be consistent with the self-aligned process.
- the Si can be added first to the exposed Si regions alone using selective epitaxy before metal deposition. It can also be deposited simultaneously with the metal in a selective chemical vapor deposition (CVD) process. More recently, it has been suggested that the Si be added during silicidation, after the selective etch of the non-reacted metal.
- the Si is deposited as a blanket film above cobalt monosilicide or the metal-rich silicide.
- the formation of CoSi 2 can at least in part come from the reaction with the top Si film helping in reducing Si consumption of the substrate.
- One object of the present invention is to provide a silicidation process which substantially reduces the amount of Si consumed in the source, drain and gate regions of semiconductor electronic devices during silicidation.
- An even further object of the present invention is to provide a method of forming an ohmic contact (i.e., a silicide region) that is present on the surface of Si in its lowest resistivity phase.
- An additional object of the present invention is to provide a method of forming ohmic contacts which does not necessarily increase the thermal budget of the process.
- a method of forming an ohmic contact to a SiGe alloy exposed in an opening through an insulator comprises the steps of:
- the metal alloy is M—Si, rather than M—Si—Ge.
- the first annealing step may form Co monosilicide rather than the metal rich silicide phase of Co.
- the second annealing step converts Co monosilicide to Co disilicide.
- FIGS. 1 A- 1 G show the basic processing steps of one method of the present invention wherein an ohmic contact is formed over a silicon-containing area exposed in an opening through an insulator using a M—Si—Ge alloy and a blanket layer of Si.
- FIGS. 2 A- 2 G show the basic processing steps of the present invention wherein an ohmic contact is formed over a SiGe area exposed in an opening through an insulator using a M—Si alloy and a blanket layer of Si.
- FIGS. 3 A- 3 B are X-ray diffraction analysis as a function of temperature for CoSi 2 formation from a pure Co film (A), and from a Co—Si alloy (B) on Si substrates.
- FIGS. 4 A- 4 B are X-ray diffraction analysis as a function of temperature showing the CoSi 2 phase region for a pure Co (A), and Co—Si alloy (B) on Si substrates. Note that FIGS. 4 A- 4 B are same as FIGS. 3 A- 3 B except that the Co 2 Si range is magnified.
- FIGS. 1 A- 1 G illustrate the basic processing steps of the present invention that are employed in forming an ohmic contact to a Si-containing area exposed in an opening through an insulator.
- the ohmic contact is formed utilizing a self-aligned silicide process which includes both a M—Si—Ge alloy and a blanket layer of Si.
- the structure shown in FIG. 1A comprises a semiconductor wafer that includes a Si-containing substrate 10 which has patterned insulator 12 formed therein.
- Suitable Si-containing substrates that can be employed in the present invention include, but are not limited to: single crystal silicon, polycrystalline Si, SiGe, amorphous Si, silicon-on-insulator (SOI) and other like Si-containing substrates.
- the patterned insulator is comprised of any organic or inorganic dielectric material which is well known to those skilled in the art including high-k dielectrics and low-k dielectrics. The type of insulator employed is not critical to the present invention.
- the structure shown in FIG. 1A is fabricated using processing techniques well known to those skilled in the art.
- a layer of insulator is formed on the surface of substrate 10 utilizing a conventional deposition process such as chemical vapor deposition (CVD), plasma-enhanced CVD, spin-on coating, chemical solution deposition, and other like deposition processes.
- the patterned insulator includes at least one opening 14 which exposes an area of substrate 10 in which an ohmic contact is to be formed.
- the patterned insulator containing the at least one opening is formed by conventional lithography and etching.
- the etching process employed in forming the patterned insulator is highly selective for removing insulator as compared to substrate.
- a thin oxide layer (not shown) may be present on the surface of the substrate prior to, or after formation of the patterned insulator. In embodiments wherein the oxide is not desirable, the oxide may be removed utilizing a wet etch process.
- the Si-containing substrate may be doped or undoped and it may contain various isolation and device regions therein. For clarity, these various regions are not shown in the drawings of the present invention, but are meant to be included within region 10 .
- first layer 16 is formed over the entire semiconductor wafer including the exposed substrate and insulator utilizing a conventional blanket deposition process such as CVD, plasma-assisted CVD, evaporation, sputtering and other like deposition processes. Of these various deposition processes, it is preferred to form first layer 16 by a sputtering process. Alternatively, first layer 16 may be formed by first depositing a metal layer on the semiconductor wafer, and thereafter doping the metal layer with Si and Ge utilizing conventional ion implantation processes well known to those skilled in the art.
- the first layer 16 is comprised of a M—Si—Ge alloy, wherein M is selected from the group consisting of Co, Ni and a combination of Co and Ni. Of the various metals for M, it is preferred in the present invention to form Co—Si—Ge alloys.
- Si is present in the alloy in an amount of less than about 30 atomic % and Ge is present in the alloy in an amount of less than about 20 atomic %. In a preferred embodiment of the present invention, Si is present in the alloy in an amount of from about 15 to about 25 atomic % and Ge is present in the alloy in an amount of from about 2 to about 10 atomic %.
- the M—Si—Ge alloy of the present invention may also include at least one of the following additives: C, Al, Sc, Ti, V, Cr, Mn, Fe, Cu, Y, Zr, Nb, Mo, Ru, Rh, Pd, In, Sn, La, Hf, Ta, W, Re, Ir, Pt, Ce, Pr, Nd, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb and Lu.
- C, Al, Sc, Ti, V, Cr, Mn, Fe, Cu, Y, Zr, Nb, Mo, Ru, Rh, Pd, In, Sn, La, Hf, Ta, W, Re, Ir, Pt or mixtures thereof are highly preferred, with Ti, V, Cr, Nb, Rh, Ta and Re being more highly preferred.
- M—Si—Ge alloy is used herein to denote compositions that have a uniform or non-uniform distribution of Ge and Si therein; compositions that have a gradient distribution of Si and Ge therein; or mixtures and compounds thereof.
- an optional oxygen barrier layer 18 may be formed on the surface of M—Si—Ge alloy (i.e., first layer 16 ).
- the optional oxygen barrier layer is formed using a conventional blanket deposition process well known to those skilled in the art, including, but not limited to: CVD, plasma-assisted CVD, sputtering, plating, spin-on coating and other like deposition processes.
- the thickness of the optional oxygen barrier layer is not critical to the present invention as along as the oxygen barrier layer is capable of preventing oxygen or another ambient gas from diffusing into the structure.
- the optional oxygen barrier layer has a thickness of from about 10 to about 30 nm.
- the optional oxygen barrier layer is composed of conventional materials that are well known to those skilled in the art for preventing oxygen from diffusing into the structure.
- TiN, Si 3 N 4 , TaN, W and other like materials can be employed in the present invention.
- the remaining drawings of the present invention do not depict the presence of the optional oxygen barrier layer, it is possible to employ the method of the present invention when such a barrier layer is present.
- the structure shown in FIG. 1B (or optionally FIG. 1C) is then subjected to a first annealing step so as to convert the M—Si—Ge alloy (i.e., first layer 16 ) into a metal rich silicide phase 20 ; See FIG. 1D.
- the metal rich silicide phase is comprised of Co 2 Si, or Ni x Si y (where x and y are integers in which x is greater than y) and Ge is partly in solution and partly segregates out of the silicide phase.
- segregated Ge serves to substantially reduce Si diffusion from the Si-containing substrate to the silicide during phase transformations which occur in the second annealing step to be mentioned in greater detail hereinbelow. Moreover, the segregated Ge forms a SiGe interlayer between the Si-containing substrate and the metal rich phase. For clarity the SiGe interlayer is not shown in the drawings.
- the first annealing step may form Co monosilicide instead of the metal rich phase.
- the first annealing step of the present invention is carried out using a rapid thermal anneal (RTA) process using a gas atmosphere such as He, Ar, N 2 or forming gas such as H 2 +N 2 or H 2 +Ar.
- RTA rapid thermal anneal
- the RTA is carried out at a temperature of from about 300° to about 700° C. for a time period of about 300 seconds or less using a continuous heating regime or a ramp and soak heating regime.
- Other temperatures and times are also contemplated herein so long as the conditions chosen are capable of performing the aforesaid functions.
- optional oxygen diffusion barrier and any remaining M—Si—Ge alloy 16 is removed from the structure (See, 1 E) using a conventional etching process that is capable of removing the above mentioned layers.
- the optional oxygen barrier layer and any remaining M—Si—Ge alloy may be removed by utilizing a chemical wet etch process.
- Conventional chemical etchants that are well known to those skilled in the art that are highly selective in removing the optional oxygen barrier layer and the M—Si—Ge alloy as compared to the metal rich silicide phase can be employed in the present invention.
- a suitable etchant that may be employed in the present invention is a mixture of hydrogen peroxide and nitric or sulfuric acid. Other chemical etchants can also be employed so long as they have a high selectivity for removing the optional oxygen barrier layer and M—Si—Ge alloy as compared to the metal rich silicide phase provided in the first annealing step mentioned above.
- RIE reactive-ion etching
- IBE ion-beam etching
- plasma-etching plasma-etching and other like dry etching processes.
- the surface of the structure may now be cleaned to remove any oxides, nitrides and carbon present at the surface of the silicide.
- This optional step of the present invention may be carried out with an acid such as HF, hot H 3 PO 4 or an in-situ cleaning process such as sputter etching before proceeding to the next step of the present invention.
- a blanket layer of Si 22 is formed over the metal rich silicide phase provided by the first annealing step, See FIG. 1F. It is noted that the blanket layer of Si is also formed over patterned insulator 12 .
- the blanket layer of Si is comprised of poly-Si, amorphous Si or any other Si-containing layer which can be used in the next annealing step of the present invention.
- the blanket layer is formed utilizing any conventional blanket deposition process such as CVD or sputtering.
- a second annealing step is then performed to the structure shown in FIG. 1F so as to convert the metal rich silicide phase into a silicide region 24 (See, FIG. 1G) which is in its lowest resistance silicide phase.
- metal rich silicide phase is transformed into one of the following silicide phases: CoSi 2 , Co p Ni (1-p) Si 2 where p ⁇ 0.5, Co p Ni (1-p) Si where p ⁇ 0.5, or NiSi.
- Co p Ni (1-p) Si 2 and Co p Ni (1-p) Si represent the lowest resistance phases of CoNi that may be formed during the second anneal.
- the value of p may be ⁇ 0.2 from the value given above.
- the second annealing step is carried out at a higher annealing temperature than the first annealing step.
- the second annealing step is also carried out by RTA using one of the previously mentioned gas atmospheres.
- the second annealing step is carried out at a temperature of about 600° to about 900° C. for a time period of about 100 seconds or less using a continuous heating regime or a ramp and soak heating regime.
- Other annealing temperatures and times are also contemplated herein so long the conditions are capable of carrying out the aforementioned transformation from the metal rich silicide phase to the lowest resistance silicide phase.
- the steps of forming a blanket layer of Si and second annealing are performed concurrently. This is accomplished by selecting a substrate temperature during the deposition of the blanket layer of Si wherein silicide phase formation occurs in-situ. Typically, this may occur when a substrate temperature of from about 600° to about 900° C. is employed during the blanket deposition of the Si layer.
- substrate 10 was not previously doped, it can be doped after either the first or second annealing steps using conventional techniques that are well known to those skilled in the art.
- any non-reacted Si is removed from the structure utilizing an etching process which has a high selectivity for removing Si as compared to silicide so as to provide the structure shown in FIG. 1G.
- One possible etchant that can be employed in this step of the present invention is trimethylammonium hydroxide (TMAH).
- the advantage of the present invention over prior art methods is that during the salicidation process, substantially little or no consumption of substrate 10 occurs.
- the substantial minimization of Si consumption afforded by the inventive method is a result of using both the metal alloy layer and the blanket layer of Si.
- FIGS. 1 A- 1 G employs a M—Si—Ge alloy layer, a Si-containing substrate and a blanket layer of Si.
- the following description with reference to FIGS. 2 A- 2 G employs a Si—Ge alloy as a substrate, a M—Si alloy and a blanket layer of Si.
- the structure shown in FIG. 2A is identical to that shown in FIG. 1A above expect that substrate 11 is a SiGe alloy or a Si substrate containing a Ge implant.
- substrate 11 is a SiGe alloy or a Si substrate containing a Ge implant.
- a first layer 17 of M—Si alloy wherein M is selected from the group consisting of Co, Ni and a combination of Co and Ni is deposited using the above-mentioned deposition processes.
- M is selected from the group consisting of Co, Ni and a combination of Co and Ni
- FIG. 2B The resultant structure is shown in FIG. 2B.
- Si is present in the alloy in an amount of less than about 30 atomic % and even more preferably Si is present in the alloy in an amount of from about 15 to about 25 atomic %.
- the M—Si alloy of the present invention may also include at least one of the following additives: C, Ge, Al, Sc, Ti, V, Cr, Mn, Fe, Cu, Y, Zr, Nb, Mo, Ru, Rh, Pd, In, Sn, La, Hf, Ta, W, Re, Ir, Pt, Ce, Pr, Nd, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb and Lu.
- C, Ge, Al, Sc, Ti, V, Cr, Mn, Fe, Cu, Y, Zr, Nb, Mo, Ru, Rh, Pd, In, Sn, La, Hf, Ta, W, Re, Ir, Pt or mixtures thereof are highly preferred, with Ti, Ge, V, Cr, Nb, Rh, Ta and Re being more highly preferred.
- the at least one alloy additive is present in an amount of from up to about 30 atomic %, with a range of from about 0.1 to about 10 atomic % being more preferred. Mixtures of one or more additives is also contemplated herein.
- M—Si alloy is used herein to denote compositions that have a uniform or non-uniform distribution of Si therein; compositions that have a gradient distribution of Si therein; or mixtures and compounds thereof.
- an optional oxygen barrier layer 18 may be formed on the surface of the M—Si alloy (i.e., first layer 17 ).
- the structure shown in FIG. 2B (or optionally FIG. 2C) is then subjected to a first annealing step so as to convert the M—Si alloy into a metal rich silicide phase 20 ; See FIG. 2D.
- the metal rich silicide phase is comprised of Co 2 Si, or Ni x Si y (where x and y are integers in which x is greater than y).
- a SiGe alloy forms which functions to substantially reduce Si diffusion from the SiGe alloy area into the resultant silicide.
- Ge is partly in solution and partly segregates out of the silicide phase.
- the first annealing step may form Co monosilicide rather than the metal rich phase.
- the first annealing step of the present invention is carried out using the various conditions mentioned hereinabove.
- optional oxygen diffusion barrier and any remaining M—Si alloy 17 is removed from the structure (See, FIG. 2E) using the processing technique mentioned above.
- the surface of the structure is cleaned to remove any oxide, nitride or carbon that may be present therein.
- a blanket layer of Si 22 is formed over the metal rich silicide phase provided by the first annealing step, See FIG. 2F.
- a second annealing step using conditions mentioned previously herein is then performed on the structure shown in FIG. 2F so as to convert the metal rich silicide phase into a silicide region 24 which is in its lowest resistance silicide phase.
- any unreacted Si is removed from the structure utilizing an etching process which has a high selectivity for removing Si as compared to silicide so as to provide the structure shown in FIG. 2G.
- the phase sequence is presented for a bilayer of TiN and pure Co on a Si (100) substrate annealed at 3° C/second.
- the Co(002) peak can be observed around 52° 2 ⁇ up to 450° C. From 445° C. to about 475° C., the film is in the metal rich phase as shown by the Co 2 Si(301)peak at a slightly higher angle (about 52.5°). From 475° C. to about 620° C., two monosilicide peaks are observed at about 53° (CoSi(210)) and at about 58.5° (CoSi(211)). The transformation to the CoSi 2 is clearly seen by the appearance of the strong CoSi 2 (220) peak at about 55.5°.
- FIG. 3B By comparison, it is clear in FIG. 3B that when a TiN capped Co 0.75 Si 0.20 Ge 0.05 is annealed, the disilicide formation occurs at a temperature more than 100° C. higher. The same effect is also observed for Co—Ge binary alloys. For the effect of the Si in the Co, it is somewhat difficult to see in FIGS. 3 A- 3 B because of the high intensity of the CoSi 2 peak. The same data as presented in FIGS. 3 A- 3 B is shown in FIGS. 4 A- 4 B with a smaller temperature range (300° C. to about 600° C.) in order to point out the temperature region surrounding the metal rich phase. While for a pure Co film in 4 A, the metal rich phase is present from only about 445° C.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
- The present invention relates to a method of forming ohmic contacts for a semiconductor device, and more particularly to a self-aligned silicide process, i.e., salicide process, which substantially minimizes silicon (Si) consumption in shallow junction and thin silicon-on-insulator (SOI) electronic devices.
- As the miniaturization of microelectronic devices progresses, it is becoming increasingly difficult to form low resistivity (on the order of 25 μohm·cm or below) silicide contacts to the source, drain and gate of the transistor. In the next generation of devices and beyond, one of the major challenges for silicidation is to keep the low resistivity of the silicide by maintaining its thickness, while reducing consumption of Si during silicidation. Since the dopant distribution is now extremely shallow (on the order of a few tens of nanometers or below), standard silicide processes consume a major part of the Si in the junction. Also, for devices manufactured on thin SOI substrates, the amount of Si available for the silicide reaction is very limited. It is therefore necessary to devise a method to reduce consumption of the Si substrate.
- In the current self-aligned cobalt silicide process, a TiN/Co film is deposited over the devices and annealed to form cobalt monosilicide over exposed Si regions (i.e., source, drain and gate) of the transistors. A selective wet etch is then performed to remove the TiN cap and the non-reacted cobalt left over the oxide or nitride regions. The cobalt monosilicide is then annealed to form the cobalt disilicide. The final cobalt disilicide formed is 3.5 times thicker than the initial cobalt film deposited and the reaction consumed an even thicker layer of Si (3.6 times the initial cobalt film) so that the surface of the silicide is slightly below the original Si surface.
- Many options have been proposed to limit the Si consumption of the Si substrate. One strategy relied on the selection of different metal silicides that would form with a lower amount of Si consumption. This is the case in nickel monosilicide. Comparing the phases of the Ni—Si and Co—Si systems, one finds that the lowest resistivity phase for each system is NiSi and CoSi2. The lower concentration of Si in NiSi compared to CoSi2 results in a lower consumption of Si for silicide formation with the same low sheet resistance. However, NiSi brings other concerns about the processing (that are non-existent with a CoSi2 process) such as a major reduction in thermal budget after silicidation brought about by both the possible formation of higher resistivity NiSi2 and the morphological stability of the film.
- A second strategy for limiting substrate and junction consumption is to have a secondary source of Si. This had been proposed and can be done in many different ways. Each prior art method must be consistent with the self-aligned process. The Si can be added first to the exposed Si regions alone using selective epitaxy before metal deposition. It can also be deposited simultaneously with the metal in a selective chemical vapor deposition (CVD) process. More recently, it has been suggested that the Si be added during silicidation, after the selective etch of the non-reacted metal. The Si is deposited as a blanket film above cobalt monosilicide or the metal-rich silicide. During the second anneal of the process, the formation of CoSi2 can at least in part come from the reaction with the top Si film helping in reducing Si consumption of the substrate.
- Despite the advances made in this field, there is still a need for developing a new and improved self-aligned silicide process which is capable of substantially reducing Si consumption in shallow junction devices as well as thin SOI electronic devices.
- One object of the present invention is to provide a silicidation process which substantially reduces the amount of Si consumed in the source, drain and gate regions of semiconductor electronic devices during silicidation.
- A further object of the present invention is to provide a self-aligned silicide process (i.e., salicide process) that includes materials and processing steps that are compatible with existing semiconductor device technologies.
- An even further object of the present invention is to provide a method of forming an ohmic contact (i.e., a silicide region) that is present on the surface of Si in its lowest resistivity phase.
- An additional object of the present invention is to provide a method of forming ohmic contacts which does not necessarily increase the thermal budget of the process.
- These and other objects and advantages are achieved in the present invention by employing a method which includes the use of a metal alloy layer and a blanket layer of Si. Specifically, one method of the present invention comprises the steps of:
- (a) forming a first layer over a semiconductor wafer including at least exposed silicon-containing areas that are not covered by an insulator, said first layer comprising a M—Si—Ge alloy, wherein M is Co, Ni or a combination of Co and Ni, Si is less than 30 atomic % and Ge is less than 20 atomic %;
- (b) first annealing of said first layer to form a metal rich silicide phase of Co2Si or NixSiy over said exposed silicon-containing areas, wherein x and y are integers in which x is greater than y and Ge is partly in solution and partly segregates out of said silicide phase, said segregated Ge functioning to substantially reduce silicon diffusion from said silicon-containing areas to said silicide during phase transformations in a subsequent second annealing step;
- (c) etching any unreacted M—Si—Ge—alloy present on said semiconductor wafer;
- (d) forming a blanket layer of Si over said silicide and said semiconductor wafer;
- (e) second annealing of said silicide to form a lowest resistance silicide phase of CoSi2, CopNi(1-p)Si2 where p is equal to or less than about 0.5, CopNi(1-p)Si where p is equal to or greater than about 0.5, or NiSi; and
- (f) removing any remaining non-reacted Si.
- In another aspect of the present invention a method of forming an ohmic contact to a SiGe alloy exposed in an opening through an insulator is provided. Specifically, this method of the present invention comprises the steps of:
- (a) forming a first blanket layer over a semiconductor wafer including at least an exposed Si—Ge alloy not covered by an insulator, said first layer comprising a M—Si alloy, wherein M is Co, Ni or a combination of Co and Ni, and Si is less than 30 atomic %;
- (b) first annealing said first layer to form a metal rich silicide phase of Co2Si or NixSiy, where x and y are integers in which x>y, said SiGe alloy functioning to substantially reduce Si diffusion from said SiGe alloy area to said silicide during phase transformations in a subsequent second annealing step;
- (c) etching any unreacted M—Si alloy present on said semiconductor wafer;
- (d) forming a blanket layer of Si over said silicide and said semiconductor wafer;
- (e) second annealing said silicide to form a lowest resistance silicide phase of CoSi2, CopNi(1-p)Si2 where p is equal to or less than about 0.5, CopNi(1-p)Si where p is equal to or greater than about 0.5, or NiSi; and
- (f) removing any remaining non-reacted Si.
- Note this aspect of the present invention differs from the previous aspect in that the metal alloy is M—Si, rather than M—Si—Ge.
- In both of the above-described methods wherein Co is employed; the first annealing step may form Co monosilicide rather than the metal rich silicide phase of Co. In this embodiment, the second annealing step converts Co monosilicide to Co disilicide.
- FIGS.1A-1G show the basic processing steps of one method of the present invention wherein an ohmic contact is formed over a silicon-containing area exposed in an opening through an insulator using a M—Si—Ge alloy and a blanket layer of Si.
- FIGS.2A-2G show the basic processing steps of the present invention wherein an ohmic contact is formed over a SiGe area exposed in an opening through an insulator using a M—Si alloy and a blanket layer of Si.
- FIGS.3A-3B are X-ray diffraction analysis as a function of temperature for CoSi2 formation from a pure Co film (A), and from a Co—Si alloy (B) on Si substrates.
- FIGS.4A-4B are X-ray diffraction analysis as a function of temperature showing the CoSi2 phase region for a pure Co (A), and Co—Si alloy (B) on Si substrates. Note that FIGS. 4A-4B are same as FIGS. 3A-3B except that the Co2Si range is magnified.
- The present invention which provides a self-aligned silicide process for the reduction of Si consumption in shallow junction and thin SOI electronic devices will now be described in greater detail by referring to the drawings that accompany the present application. It should be noted that in the accompanying drawings like and/or corresponding elements are referred to by like reference numerals.
- Reference is first made to FIGS.1A-1G which illustrate the basic processing steps of the present invention that are employed in forming an ohmic contact to a Si-containing area exposed in an opening through an insulator. In accordance with the present invention, the ohmic contact is formed utilizing a self-aligned silicide process which includes both a M—Si—Ge alloy and a blanket layer of Si.
- Specifically, the structure shown in FIG. 1A comprises a semiconductor wafer that includes a Si-containing
substrate 10 which has patternedinsulator 12 formed therein. Suitable Si-containing substrates that can be employed in the present invention include, but are not limited to: single crystal silicon, polycrystalline Si, SiGe, amorphous Si, silicon-on-insulator (SOI) and other like Si-containing substrates. The patterned insulator is comprised of any organic or inorganic dielectric material which is well known to those skilled in the art including high-k dielectrics and low-k dielectrics. The type of insulator employed is not critical to the present invention. - The structure shown in FIG. 1A is fabricated using processing techniques well known to those skilled in the art. For example, a layer of insulator is formed on the surface of
substrate 10 utilizing a conventional deposition process such as chemical vapor deposition (CVD), plasma-enhanced CVD, spin-on coating, chemical solution deposition, and other like deposition processes. The patterned insulator includes at least oneopening 14 which exposes an area ofsubstrate 10 in which an ohmic contact is to be formed. The patterned insulator containing the at least one opening is formed by conventional lithography and etching. The etching process employed in forming the patterned insulator is highly selective for removing insulator as compared to substrate. It should be noted that a thin oxide layer (not shown) may be present on the surface of the substrate prior to, or after formation of the patterned insulator. In embodiments wherein the oxide is not desirable, the oxide may be removed utilizing a wet etch process. - The Si-containing substrate may be doped or undoped and it may contain various isolation and device regions therein. For clarity, these various regions are not shown in the drawings of the present invention, but are meant to be included within
region 10. - Next, as shown in FIG. 1B,
first layer 16 is formed over the entire semiconductor wafer including the exposed substrate and insulator utilizing a conventional blanket deposition process such as CVD, plasma-assisted CVD, evaporation, sputtering and other like deposition processes. Of these various deposition processes, it is preferred to formfirst layer 16 by a sputtering process. Alternatively,first layer 16 may be formed by first depositing a metal layer on the semiconductor wafer, and thereafter doping the metal layer with Si and Ge utilizing conventional ion implantation processes well known to those skilled in the art. - Notwithstanding which of the above techniques is employed in forming
first layer 16, the first layer is comprised of a M—Si—Ge alloy, wherein M is selected from the group consisting of Co, Ni and a combination of Co and Ni. Of the various metals for M, it is preferred in the present invention to form Co—Si—Ge alloys. - In accordance with the present invention, Si is present in the alloy in an amount of less than about 30 atomic % and Ge is present in the alloy in an amount of less than about 20 atomic %. In a preferred embodiment of the present invention, Si is present in the alloy in an amount of from about 15 to about 25 atomic % and Ge is present in the alloy in an amount of from about 2 to about 10 atomic %.
- The M—Si—Ge alloy of the present invention (i.e., first layer16) may also include at least one of the following additives: C, Al, Sc, Ti, V, Cr, Mn, Fe, Cu, Y, Zr, Nb, Mo, Ru, Rh, Pd, In, Sn, La, Hf, Ta, W, Re, Ir, Pt, Ce, Pr, Nd, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb and Lu. Of these alloy additives, C, Al, Sc, Ti, V, Cr, Mn, Fe, Cu, Y, Zr, Nb, Mo, Ru, Rh, Pd, In, Sn, La, Hf, Ta, W, Re, Ir, Pt or mixtures thereof are highly preferred, with Ti, V, Cr, Nb, Rh, Ta and Re being more highly preferred.
- When an additive is present in the M—Si—Ge alloy, the at least one alloy additive is present in an amount of up to about 30 atomic %, with a range of from about 0.1 to about 10 atomic % being more preferred. Mixtures of one or more additives is also contemplated herein.
- The term “M—Si—Ge alloy” is used herein to denote compositions that have a uniform or non-uniform distribution of Ge and Si therein; compositions that have a gradient distribution of Si and Ge therein; or mixtures and compounds thereof.
- Next, as shown in FIG. 1C, an optional
oxygen barrier layer 18 may be formed on the surface of M—Si—Ge alloy (i.e., first layer 16). The optional oxygen barrier layer is formed using a conventional blanket deposition process well known to those skilled in the art, including, but not limited to: CVD, plasma-assisted CVD, sputtering, plating, spin-on coating and other like deposition processes. The thickness of the optional oxygen barrier layer is not critical to the present invention as along as the oxygen barrier layer is capable of preventing oxygen or another ambient gas from diffusing into the structure. Typically, the optional oxygen barrier layer has a thickness of from about 10 to about 30 nm. - The optional oxygen barrier layer is composed of conventional materials that are well known to those skilled in the art for preventing oxygen from diffusing into the structure. For example, TiN, Si3N4, TaN, W and other like materials can be employed in the present invention. Although the remaining drawings of the present invention do not depict the presence of the optional oxygen barrier layer, it is possible to employ the method of the present invention when such a barrier layer is present.
- The structure shown in FIG. 1B (or optionally FIG. 1C) is then subjected to a first annealing step so as to convert the M—Si—Ge alloy (i.e., first layer16) into a metal
rich silicide phase 20; See FIG. 1D. In accordance with the present invention, the metal rich silicide phase is comprised of Co2Si, or NixSiy (where x and y are integers in which x is greater than y) and Ge is partly in solution and partly segregates out of the silicide phase. It is noted that segregated Ge serves to substantially reduce Si diffusion from the Si-containing substrate to the silicide during phase transformations which occur in the second annealing step to be mentioned in greater detail hereinbelow. Moreover, the segregated Ge forms a SiGe interlayer between the Si-containing substrate and the metal rich phase. For clarity the SiGe interlayer is not shown in the drawings. - In some embodiments wherein a Co alloy is employed, the first annealing step may form Co monosilicide instead of the metal rich phase.
- Specifically, the first annealing step of the present invention is carried out using a rapid thermal anneal (RTA) process using a gas atmosphere such as He, Ar, N2 or forming gas such as H2+N2 or H2+Ar. The RTA is carried out at a temperature of from about 300° to about 700° C. for a time period of about 300 seconds or less using a continuous heating regime or a ramp and soak heating regime. Other temperatures and times are also contemplated herein so long as the conditions chosen are capable of performing the aforesaid functions.
- After conducting the first annealing step, optional oxygen diffusion barrier and any remaining M—Si—Ge alloy16 (or pure metal) is removed from the structure (See, 1E) using a conventional etching process that is capable of removing the above mentioned layers. Specifically, the optional oxygen barrier layer and any remaining M—Si—Ge alloy may be removed by utilizing a chemical wet etch process. Conventional chemical etchants that are well known to those skilled in the art that are highly selective in removing the optional oxygen barrier layer and the M—Si—Ge alloy as compared to the metal rich silicide phase can be employed in the present invention. A suitable etchant that may be employed in the present invention is a mixture of hydrogen peroxide and nitric or sulfuric acid. Other chemical etchants can also be employed so long as they have a high selectivity for removing the optional oxygen barrier layer and M—Si—Ge alloy as compared to the metal rich silicide phase provided in the first annealing step mentioned above.
- It is also within the contemplation of the present invention to employ a dry etching process in removing the optional oxygen barrier layer and the M—Si—Ge alloy from the structure. Suitable dry etching processes that may be employed in the present invention include, but are not limited to: reactive-ion etching (RIE), ion-beam etching (IBE), plasma-etching and other like dry etching processes.
- In an optional, but highly preferred step of the present invention, the surface of the structure may now be cleaned to remove any oxides, nitrides and carbon present at the surface of the silicide. This optional step of the present invention may be carried out with an acid such as HF, hot H3PO4 or an in-situ cleaning process such as sputter etching before proceeding to the next step of the present invention.
- After ensuring that there is no non-reacted M—Si—Ge alloy (and optional oxygen barrier layer) left in the structure, a blanket layer of
Si 22 is formed over the metal rich silicide phase provided by the first annealing step, See FIG. 1F. It is noted that the blanket layer of Si is also formed over patternedinsulator 12. The blanket layer of Si is comprised of poly-Si, amorphous Si or any other Si-containing layer which can be used in the next annealing step of the present invention. The blanket layer is formed utilizing any conventional blanket deposition process such as CVD or sputtering. - A second annealing step is then performed to the structure shown in FIG. 1F so as to convert the metal rich silicide phase into a silicide region24 (See, FIG. 1G) which is in its lowest resistance silicide phase. For example, metal rich silicide phase is transformed into one of the following silicide phases: CoSi2, CopNi(1-p)Si2 where p≦0.5, CopNi(1-p)Si where p≦0.5, or NiSi. It is noted that CopNi(1-p)Si2 and CopNi(1-p)Si represent the lowest resistance phases of CoNi that may be formed during the second anneal. Moreover, the value of p may be ±0.2 from the value given above.
- In accordance with the present invention, the second annealing step is carried out at a higher annealing temperature than the first annealing step. By carrying out the second annealing step at higher temperatures than the first annealing step, transformation of the metal rich silicide phase to the lowest resistance silicide phase occurs. The second annealing step is also carried out by RTA using one of the previously mentioned gas atmospheres. Typically, the second annealing step is carried out at a temperature of about 600° to about 900° C. for a time period of about 100 seconds or less using a continuous heating regime or a ramp and soak heating regime. Other annealing temperatures and times are also contemplated herein so long the conditions are capable of carrying out the aforementioned transformation from the metal rich silicide phase to the lowest resistance silicide phase.
- In one embodiment of the present invention, the steps of forming a blanket layer of Si and second annealing are performed concurrently. This is accomplished by selecting a substrate temperature during the deposition of the blanket layer of Si wherein silicide phase formation occurs in-situ. Typically, this may occur when a substrate temperature of from about 600° to about 900° C. is employed during the blanket deposition of the Si layer.
- It is noted that if
substrate 10 was not previously doped, it can be doped after either the first or second annealing steps using conventional techniques that are well known to those skilled in the art. - Following the second annealing step, any non-reacted Si is removed from the structure utilizing an etching process which has a high selectivity for removing Si as compared to silicide so as to provide the structure shown in FIG. 1G. One possible etchant that can be employed in this step of the present invention is trimethylammonium hydroxide (TMAH).
- The advantage of the present invention over prior art methods, is that during the salicidation process, substantially little or no consumption of
substrate 10 occurs. The substantial minimization of Si consumption afforded by the inventive method is a result of using both the metal alloy layer and the blanket layer of Si. - It is noted that the method employed above in FIGS.1A-1G employs a M—Si—Ge alloy layer, a Si-containing substrate and a blanket layer of Si. The following description with reference to FIGS. 2A-2G employs a Si—Ge alloy as a substrate, a M—Si alloy and a blanket layer of Si. Specifically, the structure shown in FIG. 2A is identical to that shown in FIG. 1A above expect that
substrate 11 is a SiGe alloy or a Si substrate containing a Ge implant. Thus, the above mentioned processes and materials are applicable for this aspect of the present invention. - Following the formation of the structure shown in FIG. 2A, a
first layer 17 of M—Si alloy wherein M is selected from the group consisting of Co, Ni and a combination of Co and Ni is deposited using the above-mentioned deposition processes. Of the various metals for M, it is preferred in the present invention to form Co—Si alloys. The resultant structure is shown in FIG. 2B. In accordance with the present invention, Si is present in the alloy in an amount of less than about 30 atomic % and even more preferably Si is present in the alloy in an amount of from about 15 to about 25 atomic %. - The M—Si alloy of the present invention (i.e., first layer17) may also include at least one of the following additives: C, Ge, Al, Sc, Ti, V, Cr, Mn, Fe, Cu, Y, Zr, Nb, Mo, Ru, Rh, Pd, In, Sn, La, Hf, Ta, W, Re, Ir, Pt, Ce, Pr, Nd, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb and Lu. Of these alloy additives, C, Ge, Al, Sc, Ti, V, Cr, Mn, Fe, Cu, Y, Zr, Nb, Mo, Ru, Rh, Pd, In, Sn, La, Hf, Ta, W, Re, Ir, Pt or mixtures thereof are highly preferred, with Ti, Ge, V, Cr, Nb, Rh, Ta and Re being more highly preferred.
- When an additive is present in the M—Si alloy, the at least one alloy additive is present in an amount of from up to about 30 atomic %, with a range of from about 0.1 to about 10 atomic % being more preferred. Mixtures of one or more additives is also contemplated herein.
- The term “M—Si alloy” is used herein to denote compositions that have a uniform or non-uniform distribution of Si therein; compositions that have a gradient distribution of Si therein; or mixtures and compounds thereof.
- Next, as shown in FIG. 2C, an optional
oxygen barrier layer 18, as discussed hereinabove, may be formed on the surface of the M—Si alloy (i.e., first layer 17). - The structure shown in FIG. 2B (or optionally FIG. 2C) is then subjected to a first annealing step so as to convert the M—Si alloy into a metal
rich silicide phase 20; See FIG. 2D. In accordance with the present invention, the metal rich silicide phase is comprised of Co2Si, or NixSiy (where x and y are integers in which x is greater than y). Moreover, during this annealing step a SiGe alloy forms which functions to substantially reduce Si diffusion from the SiGe alloy area into the resultant silicide. As previously indicated, Ge is partly in solution and partly segregates out of the silicide phase. In embodiments wherein a Co alloy is employed, the first annealing step may form Co monosilicide rather than the metal rich phase. - Specifically, the first annealing step of the present invention is carried out using the various conditions mentioned hereinabove. After conducting the first annealing step, optional oxygen diffusion barrier and any remaining M—Si alloy17 (or pure metal) is removed from the structure (See, FIG. 2E) using the processing technique mentioned above. In an optional step of the present invention, the surface of the structure is cleaned to remove any oxide, nitride or carbon that may be present therein.
- After removing the non-reacted M—Si alloy (and optional oxygen barrier layer), a blanket layer of
Si 22, as mentioned above, is formed over the metal rich silicide phase provided by the first annealing step, See FIG. 2F. A second annealing step using conditions mentioned previously herein is then performed on the structure shown in FIG. 2F so as to convert the metal rich silicide phase into asilicide region 24 which is in its lowest resistance silicide phase. Following the second annealing step, any unreacted Si is removed from the structure utilizing an etching process which has a high selectivity for removing Si as compared to silicide so as to provide the structure shown in FIG. 2G. - The following examples are given to illustrate the present invention as well as some advantages that can be obtained from the same.
- In these examples, the effects of using a ternary alloy (Co—Si—Ge) and a binary alloy (Co—Si) were investigated by following the phase formation in-situ during annealing of a Co0.75Si0.20Ge0.05 alloy sputter deposited on Si(100) substrates. Eight nanometer (8 nm) alloy films were deposited and were capped with a 20 nm TiN layer to prevent oxidation during annealing. The phase sequence was studied using in-situ X-ray diffraction where a 10° diffraction spectrum was taken every 1.5° C. during the anneal. The results of this study are shown in FIG. 3A. Specifically, in FIG. 3A, the phase sequence is presented for a bilayer of TiN and pure Co on a Si (100) substrate annealed at 3° C/second. The Co(002) peak can be observed around 52° 2θ up to 450° C. From 445° C. to about 475° C., the film is in the metal rich phase as shown by the Co2Si(301)peak at a slightly higher angle (about 52.5°). From 475° C. to about 620° C., two monosilicide peaks are observed at about 53° (CoSi(210)) and at about 58.5° (CoSi(211)). The transformation to the CoSi2 is clearly seen by the appearance of the strong CoSi2(220) peak at about 55.5°.
- By comparison, it is clear in FIG. 3B that when a TiN capped Co0.75Si0.20Ge0.05 is annealed, the disilicide formation occurs at a temperature more than 100° C. higher. The same effect is also observed for Co—Ge binary alloys. For the effect of the Si in the Co, it is somewhat difficult to see in FIGS. 3A-3B because of the high intensity of the CoSi2 peak. The same data as presented in FIGS. 3A-3B is shown in FIGS. 4A-4B with a smaller temperature range (300° C. to about 600° C.) in order to point out the temperature region surrounding the metal rich phase. While for a pure Co film in 4A, the metal rich phase is present from only about 445° C. to about 475° C., (Co2Si (301) at about 52.5°) the presence of Si in the starting film extends this phase from about 360° C. to about 480° C. as seen now by the two Co2Si peaks in FIG. 4B. Therefore, the presence of the Ge does not affect the low temperature formation of the metal rich phase and the two effects can be combined as disclosed in the present invention.
- Note that with a concentration of 20 atomic % Si in the Co, half the silicon needed to form the metal rich phase is already present in the material. After formation of the metal rich phase, any further reaction occurs with the blanket Si layer (because of the presence of Ge interlayer) leading to a dramatic reduction of Si consumption in the substrate, i.e., the consumption is only ⅛ of the Si as compared to conventional salicide processes. It is important that the Co (20 atomic % Si) alloy be combined with the blanket layer of Si. The presence of 20% Si in the Co helps in forming the Co2Si and in reducing the consumption of Si at early stages. The Ge provides the interface layer to retard reaction with the underlying Si while the reaction with the Si capping layer occurs. Thus, reducing the amount of Si consumption.
- While the present invention has been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in form and detail may be made without departing from the spirit and scope of the present invention. It is therefore intended that the present invention not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims.
Claims (50)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/791,024 US6444578B1 (en) | 2001-02-21 | 2001-02-21 | Self-aligned silicide process for reduction of Si consumption in shallow junction and thin SOI electronic devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/791,024 US6444578B1 (en) | 2001-02-21 | 2001-02-21 | Self-aligned silicide process for reduction of Si consumption in shallow junction and thin SOI electronic devices |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020115262A1 true US20020115262A1 (en) | 2002-08-22 |
US6444578B1 US6444578B1 (en) | 2002-09-03 |
Family
ID=25152431
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/791,024 Expired - Lifetime US6444578B1 (en) | 2001-02-21 | 2001-02-21 | Self-aligned silicide process for reduction of Si consumption in shallow junction and thin SOI electronic devices |
Country Status (1)
Country | Link |
---|---|
US (1) | US6444578B1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050070082A1 (en) * | 2003-09-30 | 2005-03-31 | Thorsten Kammler | Semiconductor device having a nickel/cobalt silicide region formed in a silicon region |
WO2005034225A1 (en) * | 2003-09-30 | 2005-04-14 | Advanced Micro Devices, Inc. | A semiconductor device having a nickel/cobalt silicide region formed in a silicon region |
US20050158996A1 (en) * | 2003-11-17 | 2005-07-21 | Min-Joo Kim | Nickel salicide processes and methods of fabricating semiconductor devices using the same |
US20050202673A1 (en) * | 2004-03-15 | 2005-09-15 | Dongzhi Chi | Silicide formed from ternary metal alloy films |
US7060616B2 (en) | 2003-07-18 | 2006-06-13 | Hynix Semiconductor Inc. | Method of manufacturing semiconductor device |
US20130075726A1 (en) * | 2011-09-22 | 2013-03-28 | Stmicroelectronics (Rousset) Sas | Protection method for an electronic device and corresponding device |
US20130089981A1 (en) * | 2011-10-06 | 2013-04-11 | Elpida Memory, Inc. | Method of manufacturing semiconductor device |
CN103348458A (en) * | 2011-02-07 | 2013-10-09 | 国际商业机器公司 | A method to enable the process and enlarge the process window for silicide, germanide or germanosilicide formation in structures with extremely small dimensions |
US11688785B2 (en) * | 2020-03-26 | 2023-06-27 | Globalfoundries Singapore Pte. Ltd. | Metal semiconductor contacts |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020031909A1 (en) * | 2000-05-11 | 2002-03-14 | Cyril Cabral | Self-aligned silicone process for low resistivity contacts to thin film silicon-on-insulator mosfets |
US6830976B2 (en) * | 2001-03-02 | 2004-12-14 | Amberwave Systems Corproation | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits |
US6645861B2 (en) | 2001-04-18 | 2003-11-11 | International Business Machines Corporation | Self-aligned silicide process for silicon sidewall source and drain contacts |
US6743721B2 (en) | 2002-06-10 | 2004-06-01 | United Microelectronics Corp. | Method and system for making cobalt silicide |
US20030235973A1 (en) * | 2002-06-21 | 2003-12-25 | Jiong-Ping Lu | Nickel SALICIDE process technology for CMOS devices |
US6689688B2 (en) * | 2002-06-25 | 2004-02-10 | Advanced Micro Devices, Inc. | Method and device using silicide contacts for semiconductor processing |
US6936528B2 (en) * | 2002-10-17 | 2005-08-30 | Samsung Electronics Co., Ltd. | Method of forming cobalt silicide film and method of manufacturing semiconductor device having cobalt silicide film |
JP2005294360A (en) * | 2004-03-31 | 2005-10-20 | Nec Electronics Corp | Manufacturing method of semiconductor device |
US7402207B1 (en) | 2004-05-05 | 2008-07-22 | Advanced Micro Devices, Inc. | Method and apparatus for controlling the thickness of a selective epitaxial growth layer |
US7241674B2 (en) * | 2004-05-13 | 2007-07-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming silicided gate structure |
US7015126B2 (en) | 2004-06-03 | 2006-03-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming silicided gate structure |
US7396767B2 (en) * | 2004-07-16 | 2008-07-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure including silicide regions and method of making same |
JP2006059972A (en) * | 2004-08-19 | 2006-03-02 | Handotai Rikougaku Kenkyu Center:Kk | Nickel-silicon compound forming method |
US7208414B2 (en) * | 2004-09-14 | 2007-04-24 | International Business Machines Corporation | Method for enhanced uni-directional diffusion of metal and subsequent silicide formation |
KR100559406B1 (en) | 2004-10-15 | 2006-03-10 | 삼성전자주식회사 | Comparator with hysteresis and comparing method using the same |
US7456062B1 (en) | 2004-10-20 | 2008-11-25 | Advanced Micro Devices, Inc. | Method of forming a semiconductor device |
US7402485B1 (en) | 2004-10-20 | 2008-07-22 | Advanced Micro Devices, Inc. | Method of forming a semiconductor device |
US7241700B1 (en) | 2004-10-20 | 2007-07-10 | Advanced Micro Devices, Inc. | Methods for post offset spacer clean for improved selective epitaxy silicon growth |
US20060252191A1 (en) * | 2005-05-03 | 2006-11-09 | Advanced Micro Devices, Inc. | Methodology for deposition of doped SEG for raised source/drain regions |
US20060281271A1 (en) * | 2005-06-13 | 2006-12-14 | Advanced Micro Devices, Inc. | Method of forming a semiconductor device having an epitaxial layer and device thereof |
US7553732B1 (en) | 2005-06-13 | 2009-06-30 | Advanced Micro Devices, Inc. | Integration scheme for constrained SEG growth on poly during raised S/D processing |
US7572705B1 (en) | 2005-09-21 | 2009-08-11 | Advanced Micro Devices, Inc. | Semiconductor device and method of manufacturing a semiconductor device |
US20070221993A1 (en) * | 2006-03-27 | 2007-09-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for making a thermally stable silicide |
CN114050123A (en) * | 2021-10-29 | 2022-02-15 | 上海新昇半导体科技有限公司 | SOI wafer and final processing method thereof |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5849630A (en) * | 1989-03-29 | 1998-12-15 | Vitesse Semiconductor Corporation | Process for forming ohmic contact for III-V semiconductor devices |
US6187617B1 (en) * | 1999-07-29 | 2001-02-13 | International Business Machines Corporation | Semiconductor structure having heterogeneous silicide regions and method for forming same |
US6323130B1 (en) * | 2000-03-06 | 2001-11-27 | International Business Machines Corporation | Method for self-aligned formation of silicide contacts using metal silicon alloys for limited silicon consumption and for reduction of bridging |
US6331486B1 (en) * | 2000-03-06 | 2001-12-18 | International Business Machines Corporation | Method and structure for reduction of contact resistance of metal silicides using a metal-germanium alloy |
US6346477B1 (en) * | 2001-01-09 | 2002-02-12 | Research Foundation Of Suny - New York | Method of interlayer mediated epitaxy of cobalt silicide from low temperature chemical vapor deposition of cobalt |
-
2001
- 2001-02-21 US US09/791,024 patent/US6444578B1/en not_active Expired - Lifetime
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7060616B2 (en) | 2003-07-18 | 2006-06-13 | Hynix Semiconductor Inc. | Method of manufacturing semiconductor device |
WO2005034225A1 (en) * | 2003-09-30 | 2005-04-14 | Advanced Micro Devices, Inc. | A semiconductor device having a nickel/cobalt silicide region formed in a silicon region |
US20050070082A1 (en) * | 2003-09-30 | 2005-03-31 | Thorsten Kammler | Semiconductor device having a nickel/cobalt silicide region formed in a silicon region |
US20050158996A1 (en) * | 2003-11-17 | 2005-07-21 | Min-Joo Kim | Nickel salicide processes and methods of fabricating semiconductor devices using the same |
WO2005086567A3 (en) * | 2004-03-15 | 2006-06-29 | Agency Science Tech & Res | Silicide formed from ternary metal alloy films |
WO2005086567A2 (en) * | 2004-03-15 | 2005-09-22 | Agency For Science, Technology And Research | Silicide formed from ternary metal alloy films |
US20050202673A1 (en) * | 2004-03-15 | 2005-09-15 | Dongzhi Chi | Silicide formed from ternary metal alloy films |
US7335606B2 (en) | 2004-03-15 | 2008-02-26 | Agency For Science, Technology And Research | Silicide formed from ternary metal alloy films |
CN103348458A (en) * | 2011-02-07 | 2013-10-09 | 国际商业机器公司 | A method to enable the process and enlarge the process window for silicide, germanide or germanosilicide formation in structures with extremely small dimensions |
US20130075726A1 (en) * | 2011-09-22 | 2013-03-28 | Stmicroelectronics (Rousset) Sas | Protection method for an electronic device and corresponding device |
US8835923B2 (en) * | 2011-09-22 | 2014-09-16 | Stmicroelectronics (Rousset) Sas | Protection method for an electronic device and corresponding device |
US20130089981A1 (en) * | 2011-10-06 | 2013-04-11 | Elpida Memory, Inc. | Method of manufacturing semiconductor device |
US11688785B2 (en) * | 2020-03-26 | 2023-06-27 | Globalfoundries Singapore Pte. Ltd. | Metal semiconductor contacts |
Also Published As
Publication number | Publication date |
---|---|
US6444578B1 (en) | 2002-09-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6444578B1 (en) | Self-aligned silicide process for reduction of Si consumption in shallow junction and thin SOI electronic devices | |
US7396767B2 (en) | Semiconductor structure including silicide regions and method of making same | |
US6331486B1 (en) | Method and structure for reduction of contact resistance of metal silicides using a metal-germanium alloy | |
US6323130B1 (en) | Method for self-aligned formation of silicide contacts using metal silicon alloys for limited silicon consumption and for reduction of bridging | |
US20070128867A1 (en) | Method for enhanced uni-directional diffusion of metal and subsequent silicide formation | |
US7785999B2 (en) | Formation of fully silicided metal gate using dual self-aligned silicide process | |
US7517795B2 (en) | Stabilization of Ni monosilicide thin films in CMOS devices using implantation of ions before silicidation | |
US6927117B2 (en) | Method for integration of silicide contacts and silicide gate metals | |
US7682968B2 (en) | Self-aligned metal to form contacts to Ge containing substrates and structure formed thereby | |
US20050269635A1 (en) | Selective implementation of barrier layers to achieve threshold voltage control in CMOS device fabrication with high-k dielectrics | |
US20020182836A1 (en) | Method and structure for controlling the interface roughness of cobalt disilicide | |
US20090029515A1 (en) | Methods for the formation of fully silicided metal gates | |
US20080246120A1 (en) | REDUCTION OF SILICIDE FORMATION TEMPERATURE ON SiGe CONTAINING SUBSTRATES | |
JP3659330B2 (en) | Method and structure for preventing high temperature agglomeration of alloys using silicides | |
US7473975B2 (en) | Fully silicided metal gate semiconductor device structure | |
US20090294871A1 (en) | Semiconductor devices having rare earth metal silicide contact layers and methods for fabricating the same | |
US20060246720A1 (en) | Method to improve thermal stability of silicides with additives | |
US20100151639A1 (en) | Method for making a thermally-stable silicide |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CABRAL, CYRIL, JR;CARRUTHERS, ROY ARTHUR;CHAN, KEVIN K;AND OTHERS;SIGNING DATES FROM 20010209 TO 20010212;REEL/FRAME:033158/0919 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
SULP | Surcharge for late payment |
Year of fee payment: 11 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |