US20020114184A1 - Method and system for generation and distribution of supply voltages in memory systems - Google Patents
Method and system for generation and distribution of supply voltages in memory systems Download PDFInfo
- Publication number
- US20020114184A1 US20020114184A1 US09/788,120 US78812001A US2002114184A1 US 20020114184 A1 US20020114184 A1 US 20020114184A1 US 78812001 A US78812001 A US 78812001A US 2002114184 A1 US2002114184 A1 US 2002114184A1
- Authority
- US
- United States
- Prior art keywords
- memory
- memory system
- recited
- blocks
- memory blocks
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
Definitions
- the invention relates to voltage generation and, more particularly, to voltage generation internal to memory systems.
- Memory cards are commonly used to store digital data for use with various products (e.g., electronics products). Examples of memory cards are flash cards that use Flash type or EEPROM type memory cells to store the data. Flash cards have a relatively small form factor and have been used to store digital data for products such as cameras, hand-held computers, set-top boxes, hand-held or other small audio players/recorders (e.g., MP3 devices), and medical monitors. A major supplier of flash cards is SanDisk Corporation of Sunnyvale, Calif.
- FIG. 1 is a block diagram of a conventional memory system 100 .
- the conventional memory system 100 provides non-volatile data storage and represents, for example, a memory card (e.g., flash card).
- the conventional memory system 100 couples to a host 102 .
- the host 102 can, for example, be a personal computer or an electronic appliance.
- the memory system 100 includes a memory controller 104 and memory chips 106 and 108 .
- the memory controller 104 includes a voltage regulator 110 .
- a host Input/Output (I/O) bus couples the memory controller 104 to the host 102 .
- the host 102 also supplies a supply voltage V DD to the memory controller 104 .
- the voltage regulator 110 within the memory controller 104 receives the supply voltage V DD and regulates the supply voltage to produce a regulated supply voltage V DDR .
- the regulated supply voltage V DDR is supplied to each of the memory chips 106 and 108 .
- the regulated supply voltage V DDR is a fixed voltage level (typically within a tolerance) that is supplied to the memory chips 106 and 108 .
- the memory chips 106 and 108 require the supply voltage that is supplied to the memory chips 106 and 108 be at a particular voltage level. Since the memory system 100 couples to various different hosts, the supply voltage V DD can vary over different voltage ranges, for example, 1.8 volts, 3.3 volts or 5 volts.
- the voltage regulator 110 ensures that the regulated supply voltage V DDR is set at a particular voltage level (e.g., 3.3 volts) regardless of the level of the supply voltage V DD .
- the memory chips 106 and 108 require for their operation various different supply voltage levels than the particular voltage level (i.e., V DDR ) received from the memory controller 104 .
- the memory chips 106 and 108 include charge pump circuits 112 and 114 , respectively.
- the charge pump circuits 112 and 114 receive the regulated supply voltage V DDR and independently and internally generate additional supply voltage levels for internal use by their associated memory chip.
- the memory chips can operate upon receiving different supply voltages when the memory controller provides no voltage regulation. However, in doing so, memory chip design is more complex and optimal performance is lost because memory chips must detect the input supply voltage level and then select a set of operating parameters that correspond to the detected level of the input supply voltage.
- each of the memory chips are required to include charge pump circuitry.
- the charge pump circuitry not only consumes precious semiconductor die area of the memory chips but also causes substantial noise generation when producing the additional supply voltages. The noise generation can detrimentally affect the sensitive analog portions of the memory chips. Accordingly, the additional noise provided by the charge pump circuitry degrades operational performance of the memory chips.
- the invention relates to techniques for producing and supplying various voltage levels within a memory system having multiple memory blocks (e.g., memory chips).
- the various voltage levels can be produced by voltage generation circuitry (e.g., charge pump and/or regulator circuitry) within the memory system.
- the various voltage levels can be supplied to or between memory blocks through a power bus.
- the invention can be implemented in numerous ways, such as, a system, apparatus, device, and method. Several embodiments of the invention are discussed below.
- one embodiment of the invention includes at least: a plurality of memory blocks, each of the memory blocks including at least a plurality of data storage elements; and a memory controller operatively coupled to the memory blocks and operatively coupled to receive the external supply voltage when the memory system is operatively connected to the host, the memory controller including at least a voltage generation circuit operable to produce at least a first supply voltage for use by each of the memory blocks.
- the embodiment of the invention may optionally include a power bus coupled to each of the memory blocks for supplying at least the first supply voltage between the memory blocks.
- another embodiment of the invention includes at least: a plurality of memory blocks, each of the memory blocks including at least a plurality of data storage elements, at least one of the memory blocks further including at least a first voltage generation circuit operable to produce at least one memory-generated supply voltage; a memory controller operatively coupled to the memory blocks and operatively coupled to receive the external supply voltage when the memory system is operatively connected to the host, the memory controller including at least a second voltage generation circuit operable to produce at least one controller-generated supply voltage; and a power bus coupled to each of the memory blocks.
- the power bus supplies the at least one memory-generated supply voltage between the memory blocks.
- Still another embodiment of the invention includes at least: a plurality of memory blocks, each of the memory blocks including at least a plurality of data storage elements, at least one of the memory blocks further including at least a first voltage generation circuit operable to produce at least one memory-generated supply voltage; a memory controller operatively coupled to access the memory blocks; and a power bus coupled to each of the memory blocks.
- the power bus supplies the at least one memory-generated supply voltage between the memory blocks.
- one embodiment of the invention includes at least a memory controller; a plurality of memory blocks operatively connected to the memory controller, each of the memory blocks including at least data storage elements; and a power bus operatively supplying different level supply voltages between each of the memory blocks, the different level supply voltages being centrally generated by the memory controller or one of the memory blocks.
- one embodiment of the invention includes at least a data acquisition device, and a data storage device removably coupled to the data acquisition unit.
- the data storage device stores data acquired by the data acquisition device.
- the data storage device includes at least: a memory controller; a plurality of memory blocks operatively connected to the memory controller, each of the memory blocks including at least data storage elements; and a power bus operatively supplying different level supply voltages between each of the memory blocks, the different level supply voltages being centrally generated by the memory controller or one of the memory blocks.
- FIG. 1 is a block diagram of a conventional memory system
- FIG. 2 is a block diagram of a memory system according to one embodiment of the invention.
- FIG. 3 is a block diagram of a memory system according to another embodiment of the invention.
- FIG. 4 is a block diagram of a memory system according to still another embodiment of the invention.
- FIG. 5 is a block diagram of a memory system according to yet another embodiment of the invention.
- the invention relates to techniques for producing and supplying various voltage levels within a memory system having multiple memory blocks (e.g., memory chips).
- the various voltage levels can be produced by voltage generation circuitry (e.g., charge pump and/or regulator circuitry) within the memory system.
- the various voltage levels can be supplied to or between multiple memory blocks through a power bus.
- charge pump and/or regulator circuits are provided within one of the memory blocks of a memory system (unless back-ups are provided for fault tolerance), and a power bus is used to distribute the generated voltage levels to other of the memory blocks.
- a power bus is used to distribute the generated voltage levels to other of the memory blocks.
- only one of the memory blocks needs to include charge pump and/or regulator circuitry.
- the invention serves to limit the extent to which undesirable noise generated by charge pump and/or regulator circuitry interferes with operation of sensitive analog components of memory blocks of a memory system.
- a memory controller generates multiple supply voltage levels that are distributed (e.g., via a power bus) to each of the memory blocks.
- the memory blocks need not include any charge pump or regulator circuitry as the memory controller can centrally produce all the needed supply voltages and distribute them to each of the memory blocks.
- FIG. 2 is a block diagram of a memory system 200 according to one embodiment of the invention.
- the memory system 200 is, for example, associated with a memory card (such as a plug-in card), a memory stick, or some other data storage product.
- a memory card such as a plug-in card
- Examples of a memory card include PC Card (formerly PCMCIA device), Flash Card, Flash Disk, Multimedia Card, and ATA Card.
- the memory system 200 cooperates with a host 202 .
- the memory system 200 stores data that is utilized by the host 202 .
- the memory system 200 and the host 202 communicate over a host Input/Output (I/O) bus.
- the host 202 provides a host voltage V H (supply voltage) to the memory system 200 .
- the memory system 200 includes a memory controller 204 and memory blocks 206 and 208 .
- the memory system 200 includes two memory blocks.
- the memory system 200 can include two or more memory blocks. Typically, additional memory blocks are added to the memory system 200 to increase its data storage capacity.
- the memory controller 204 includes a voltage generation circuit 210 .
- the voltage generation circuit 210 receives the host voltage (V H ) supplied by the host 202 and generates a plurality of supply voltages that are supplied to the memory blocks 206 and 208 .
- the plurality of supply voltages are represented as supply voltages V 1 , V 2 and V 3 .
- the supply voltages V 1 , V 2 and V 3 represent the voltage levels utilized by the memory blocks 206 and 208 during their operation.
- the memory blocks 206 and 208 do not further include charge pump or regulation circuitry as these memory blocks 206 and 208 do not internally generate any different supply voltages than those supply voltages V 1 , V 2 and V 3 received from the memory controller 204 . Accordingly, the memory controller 204 generates all the needed supply voltages for the memory blocks 206 and 208 and thus charge pump regulation circuitry is not needed within the memory blocks 206 and 208 . As result, noise generated by charge pump circuitry does not interfere with the operation (in particular, operation of sensitive analog components) of the memory blocks 206 and 208 . Furthermore, costly die area of the semiconductor dies associated with the memory blocks 206 and 208 need not be consumed by charge pump regulator circuitry.
- the supply voltages V 1 , V 2 and V 3 produced by the memory controller 204 are supplied to the memory block 206 .
- a power bus 212 operates to supply the supply voltages V 1 , V 2 and V 3 between the memory block 206 and the memory block 208 .
- the power bus 212 carries the supply voltages V 1 , V 2 and V 3 to the memory block 208 .
- the power bus 212 would also supply the supply voltages V 1 , V 2 and V 3 to the other additional memory blocks.
- the power bus 212 can also be considered as supplying the supply voltages V 1 , V 2 and V 3 to the memory block 206 .
- the memory controller 204 has output contacts (e.g., pins, pads, terminals, etc.) to output the supply voltages V 1 , V 2 and V 3 .
- the memory blocks 206 and 208 have input contacts to receive the supply voltages V 1 , V 2 and V 3 .
- links e.g., wires, traces, etc.
- links of the power bus 212 are used to couple the output contacts of the memory controller 204 to the input contacts of both the memory blocks 206 and 208 .
- the level of the supply voltages can vary with implementation.
- the host voltage (V H ) might be 3.3 or 1.8 volts
- the level of the supply voltages V 1 , V 2 and V 3 can be 2.5 volts, 6.5 volts, and 3.3 volts.
- the embodiment of the memory system 200 shown in FIG. 2 produces supply voltages V 1 , V 2 and V 3 at the memory controller 204 , it should be understood that the memory controller 204 can produce any number of a plurality of different supply voltage levels that would be needed by one or more of the memory blocks of the memory system 200 .
- Each of the memory blocks 206 and 208 include an array of data storage elements that provide non-volatile digital data storage.
- the data storage elements are electrically programmable and electrically erasable.
- the data storage elements can be based on floating-gate devices.
- the memory blocks 206 and 208 are each separate semiconductor dies, chips or products.
- the memory blocks can, for example, be EEPROM or FLASH devices.
- the memory controller 204 is also often a separate semiconductor die, chip or product.
- FIG. 3 is a block diagram of a memory system 300 according to another embodiment of the invention.
- the memory system 300 couples to a host 302 .
- the interface between the memory system 300 and host 302 includes a host voltage (V H ) and a host I/O bus.
- the memory system 300 includes a memory controller 304 and memory blocks 306 and 308 . Although the memory system 300 includes only two memory blocks, it should be understood that additional memory blocks can also be provided in the memory system 300 .
- the memory controller 304 and memory blocks 306 and 308 communicate over an I/O bus.
- a voltage regulator 310 within the memory controller 304 produces a supply voltage V 1 .
- the supply voltage V 1 produced by the voltage regulator 310 represents, for example, a regulated version of the host voltage V H .
- the supply voltage V 1 is supplied to the memory block 306 .
- the memory block 306 also includes charge pump circuitry 312 .
- the charge pump circuitry 312 receives the supply voltage V 1 from the memory controller 304 and generates at least one additional supply voltage. In this embodiment, it is assumed that the charge pump circuitry 312 produces a second supply voltage V 2 and a third supply voltage V 3 . Accordingly, it should be noted that the charge pump circuitry 312 could generate more than two supply voltages or could generate a single supply voltage. Typically, the charge pump circuitry 312 includes a charge pump and/or a regulator.
- the memory system 300 also includes a power bus 314 .
- the power bus 314 receives the supply voltage V 1 from the memory controller 304 (or the memory block 306 ) and also receives the supply voltages V 2 and V 3 from the memory block 306 .
- the power bus 314 then transports these supply voltages to the other memory blocks, namely, the memory block 308 .
- the memory block 306 and the memory block 308 can each include three contacts (e.g., terminals, pins or pads) to respectively couple to the supply voltages V 1 , V 2 and V 3 .
- the power bus 314 respectively interconnects these three terminals of each of the memory blocks 306 and 308 .
- the supply voltage V 1 produced by the memory controller 304 is able to be coupled not only to the memory block 306 but also to the memory block 308 using the power bus 314 .
- the supply voltages V 2 and V 3 produced by the charge pump circuitry 312 are able to be not only internally used within the memory block 306 but also externally supplied through the power bus 314 to the memory block 308 (and possibly other blocks). Accordingly, the memory system 300 requires only that one of the memory blocks include charge pump circuitry to generate the additional supply voltage levels needed by the various memory blocks.
- the host voltage V H can also be supplied to the memory block 306 .
- the charge pump circuitry 312 can then produce the second and third supply voltages V 2 and V 3 using the first supply voltage V 1 and/or the host voltage V H .
- the availability of the host voltage V H at the memory block 306 can enable the charge pump circuitry 312 to more efficiently produce the second and third supply voltages V 2 and V 3 . For example, if the host voltage V H were 5.0 volts and the first supply voltage V 1 were 3.0 volts, then producing a third supply voltage of 6.5 volts would be more efficient (i.e., less charge pumping required) from a 5.0 volts starting point as opposed to a 3.0 volts starting point.
- the host voltage V H can be directly coupled to the memory block 306 over a link 316 .
- the link 316 can be implemented as a wire, trace or other electronic interconnection.
- the host voltage V H could be indirectly supplied to the memory block 306 through the memory controller 310 .
- a dotted box illustrated within the memory block 308 represents an optional charge pump circuit 318 .
- the optional charge pump circuit 318 can be provided within the memory block 308 (or other memory blocks within the memory system) as a secondary or back-up charge pump circuit.
- the optional charge pump circuit 318 can be used to produce one or more additional supply voltages for the memory block 308 that are not available from the power bus 314 .
- the charge pump circuit 318 can be activated to produce the supply voltages V 2 and V 3 in the event that the charge pump circuitry 312 is inoperable and, thus, supply the supply voltages V 2 and V 3 to the memory block 306 via the power bus 314 .
- the host voltage V H can also be coupled to the memory block 308 via the power bus 314 or a link 320 .
- FIG. 4 is a block diagram of a memory system 400 according to still another embodiment of the invention.
- the memory system 400 couples to a host 402 .
- the host 402 and the memory system 400 communicate over a host I/O bus.
- the host 402 also supplies a host voltage V H to the memory controller 404 .
- the memory system 400 includes the memory controller 404 and memory blocks 406 and 408 .
- the memory block 406 includes charge pump circuitry 410 .
- the memory controller 404 does not include a voltage regulator. In other words, the memory controller 404 is not producing any supply voltages that are utilized by the memory blocks 406 and 408 .
- the charge pump circuitry 410 provided in the memory block 406 is supplying all the supply voltages needed by the memory blocks 406 and 408 .
- the charge pump circuitry 410 can produce a plurality of supply voltages, namely, supply voltages V 1 , V 2 and V 3 .
- the charge pump circuitry 410 receives the host voltage V H provided by the host 402 over a link 412 .
- the charge pump circuitry 410 uses the host voltage V H in producing the supply voltages V 1 , V 2 and V 3 .
- the charge pump circuitry 410 can supply the supply voltage V 1 , not only internally to the memory block 406 but also externally to the memory controller 404 , if desired by the memory controller.
- the supply voltages V 1 , V 2 and V 3 (in addition to being used internal to the memory block 406 ) are coupled to a power bus 414 .
- the power bus 414 operates to couple the supply voltages V 1 , V 2 and V 3 between the memory blocks 406 and 408 .
- the supply voltages V 1 , V 2 and V 3 are supplied to the memory block 408 via the power bus 414 .
- the memory block 408 is not internally generating any of the supply voltage levels but instead receives the supply voltage levels over the power bus 414 .
- a dotted box illustrated within the memory block 408 represents an optional charge pump circuit 416 .
- the optional charge pump circuit 416 can be provided within the memory block 408 (or other memory blocks within the memory system) as a secondary or back-up charge pump circuit.
- the optional charge pump circuit 416 can be used to produce one or more additional supply voltages for the memory block 408 that are not available from the power bus 414 .
- the charge pump circuit 416 can be activated to produce the supply voltages V 1 , V 2 and V 3 in the event that the charge pump circuitry 410 is inoperable and, thus, supply the supply voltages V 1 , V 2 and V 3 to the memory block 406 via the power bus 414 .
- the host voltage V H can also be coupled to the memory block 408 via the power bus 414 .
- FIG. 5 is a block diagram of a memory system 500 according to yet another embodiment of the invention.
- the memory system 500 couples to a host 502 .
- the host 502 and the memory system 500 communicate over a host I/O bus.
- the host 502 also supplies a host voltage V H to the memory system 500 .
- the memory system 500 includes a memory controller 504 and memory blocks 506 and 508 .
- the memory controller 504 and the memory blocks 506 and 508 communicate over an I/O bus.
- the memory system 500 also includes a voltage regulator 510 .
- the voltage regulator 510 represents a separate functional unit from the memory controller 504 or the memory blocks 506 and 508 .
- the voltage regulator 510 is provided as a separate semiconductor die or chip within the memory system 500 .
- the voltage regulator 510 receives the host voltage V H over a link 512 .
- the link 512 can also couple the host voltage V H to the memory block 506 .
- the voltage regulator 510 produces a first supply voltage V 1 .
- the voltage regulator 510 supplies the first supply voltage V 1 to the memory controller 504 and the memory block 506 .
- the memory block 506 includes charge pump circuitry 514 .
- the charge pump circuitry 514 operates to produce at least one additional supply voltage. In this embodiment, it is assumed that the charge pump circuitry 514 produces a second supply voltage V 2 and a third supply voltage V 3 .
- the charge pump circuitry 514 receives the host voltage V H as well as the first supply voltage V 1 , and thus is able to produce the supply voltages V 2 and V 3 using either or both of those source voltages. By using the host voltage V H , the charge pump circuitry 514 is often able to more efficiently produce either of the supply voltages V 2 or V 3 because less “charge pumping” is required.
- the memory system 500 also includes a power bus 516 .
- the power bus 516 couples the supply voltages V 1 , V 2 and V 3 to the memory block 508 .
- the supply voltages V 1 , V 2 and V 3 are thus input to the memory block 508 via the power bus 516 .
- the memory block 508 does not generate any of the supply voltages.
- the memory block 508 typically does not include any charge pump circuitry.
- the memory block 508 could include a back-up charge pump circuit for use should the primary charge pump circuitry 514 fail.
- the memory systems included two memory blocks. However, it should be noted that the memory systems can more generally include two or more memory blocks. Typically, additional memory blocks would be added to the memory systems to increase their data storage capacity. These additional memory blocks would normally be configured and/or operate as do the memory blocks 208 , 308 , 408 or 508 . Also, in any of the embodiments of the invention discussed above, optional charge pump and/or regulator circuitry can be provided in one or more of the memory blocks. Such optional charge pump and/or regulator circuitry can serve as a backup or secondary function in case the primary charge pump and/or regulator circuitry becomes inoperable. Additionally or alternatively, the optional charge pump and/or regulator circuitry can operate to provide additional internal voltage generation within the memory blocks in cases where the necessary voltages needed by the memory blocks are not supplied to the memory blocks.
- the invention is suitable for use with both single-level memories and multi-level memories.
- the memories or memory blocks are data storage devices that include data storage elements.
- the data storage elements can be based on semiconductor devices (e.g., floating-gate) or other types of devices.
- semiconductor devices e.g., floating-gate
- each data storage element stores two or more bits of data.
- the invention can further pertain to an electronic system that includes a memory system as discussed above.
- Memory systems i.e., memory cards
- the memory system is often removable from the electronic system so the stored digital data is portable.
- the memory systems according to the invention can have a relatively small form factor and be used to store digital data for electronics products such as cameras, hand-held or notebook computers, network cards, network appliances, set-top boxes, hand-held or other small audio players/recorders (e.g., MP3 devices), and medical monitors.
- the advantages of the invention are numerous. Different embodiments or implementations may yield one or more of the following advantages.
- One advantage of the invention is that generation and distribution of supply voltages are made more cost effective.
- Another advantage of the invention is that noise from generation of different voltage levels does not hinder memory access performance.
- Still another advantage of the invention is that reliable, high performance memory systems can be obtained.
- Yet still another advantage of the invention is that memory systems can be implemented with low power consumption and more flexibility in controller design.
Abstract
Description
- This application is related to U.S. patent application Ser. No. ______, entitled “METHOD AND SYSTEM FOR DISTRIBUTED POWER GENERATION IN MULTI-CHIP MEMORY SYSTEMS”, and filed on same day herewith, and which is hereby incorporated by reference herein.
- 1. Field of the Invention
- The invention relates to voltage generation and, more particularly, to voltage generation internal to memory systems.
- 2. Description of the Related Art
- Memory cards are commonly used to store digital data for use with various products (e.g., electronics products). Examples of memory cards are flash cards that use Flash type or EEPROM type memory cells to store the data. Flash cards have a relatively small form factor and have been used to store digital data for products such as cameras, hand-held computers, set-top boxes, hand-held or other small audio players/recorders (e.g., MP3 devices), and medical monitors. A major supplier of flash cards is SanDisk Corporation of Sunnyvale, Calif.
- FIG. 1 is a block diagram of a
conventional memory system 100. Theconventional memory system 100 provides non-volatile data storage and represents, for example, a memory card (e.g., flash card). Theconventional memory system 100 couples to ahost 102. Thehost 102 can, for example, be a personal computer or an electronic appliance. Thememory system 100 includes amemory controller 104 andmemory chips memory controller 104 includes avoltage regulator 110. A host Input/Output (I/O) bus couples thememory controller 104 to thehost 102. Thehost 102 also supplies a supply voltage VDD to thememory controller 104. Thevoltage regulator 110 within thememory controller 104 receives the supply voltage VDD and regulates the supply voltage to produce a regulated supply voltage VDDR. The regulated supply voltage VDDR is supplied to each of thememory chips memory chips memory chips memory chips memory system 100 couples to various different hosts, the supply voltage VDD can vary over different voltage ranges, for example, 1.8 volts, 3.3 volts or 5 volts. However, it is typical that current memory chips require that the voltage be 3.3 volts. Thevoltage regulator 110 ensures that the regulated supply voltage VDDR is set at a particular voltage level (e.g., 3.3 volts) regardless of the level of the supply voltage VDD. - In any case, the
memory chips memory controller 104. Hence, thememory chips charge pump circuits 112 and 114, respectively. Thecharge pump circuits 112 and 114 receive the regulated supply voltage VDDR and independently and internally generate additional supply voltage levels for internal use by their associated memory chip. In another embodiment, the memory chips can operate upon receiving different supply voltages when the memory controller provides no voltage regulation. However, in doing so, memory chip design is more complex and optimal performance is lost because memory chips must detect the input supply voltage level and then select a set of operating parameters that correspond to the detected level of the input supply voltage. - One problem with the
conventional memory system 100 is that each of the memory chips are required to include charge pump circuitry. The charge pump circuitry not only consumes precious semiconductor die area of the memory chips but also causes substantial noise generation when producing the additional supply voltages. The noise generation can detrimentally affect the sensitive analog portions of the memory chips. Accordingly, the additional noise provided by the charge pump circuitry degrades operational performance of the memory chips. - Thus, there is a need for improved approaches to producing various different supply voltage levels for use by memory chips that provide non-volatile data storage.
- Broadly speaking, the invention relates to techniques for producing and supplying various voltage levels within a memory system having multiple memory blocks (e.g., memory chips). The various voltage levels can be produced by voltage generation circuitry (e.g., charge pump and/or regulator circuitry) within the memory system. The various voltage levels can be supplied to or between memory blocks through a power bus.
- The invention can be implemented in numerous ways, such as, a system, apparatus, device, and method. Several embodiments of the invention are discussed below.
- As a memory system that receives an external supply voltage from a host, one embodiment of the invention includes at least: a plurality of memory blocks, each of the memory blocks including at least a plurality of data storage elements; and a memory controller operatively coupled to the memory blocks and operatively coupled to receive the external supply voltage when the memory system is operatively connected to the host, the memory controller including at least a voltage generation circuit operable to produce at least a first supply voltage for use by each of the memory blocks. The embodiment of the invention may optionally include a power bus coupled to each of the memory blocks for supplying at least the first supply voltage between the memory blocks.
- As a memory system that receives an external supply voltage from a host, another embodiment of the invention includes at least: a plurality of memory blocks, each of the memory blocks including at least a plurality of data storage elements, at least one of the memory blocks further including at least a first voltage generation circuit operable to produce at least one memory-generated supply voltage; a memory controller operatively coupled to the memory blocks and operatively coupled to receive the external supply voltage when the memory system is operatively connected to the host, the memory controller including at least a second voltage generation circuit operable to produce at least one controller-generated supply voltage; and a power bus coupled to each of the memory blocks. The power bus supplies the at least one memory-generated supply voltage between the memory blocks.
- As a memory system that receives an external supply voltage from a host, still another embodiment of the invention includes at least: a plurality of memory blocks, each of the memory blocks including at least a plurality of data storage elements, at least one of the memory blocks further including at least a first voltage generation circuit operable to produce at least one memory-generated supply voltage; a memory controller operatively coupled to access the memory blocks; and a power bus coupled to each of the memory blocks. The power bus supplies the at least one memory-generated supply voltage between the memory blocks.
- As a data storage device that removably couples to a host unit, one embodiment of the invention includes at least a memory controller; a plurality of memory blocks operatively connected to the memory controller, each of the memory blocks including at least data storage elements; and a power bus operatively supplying different level supply voltages between each of the memory blocks, the different level supply voltages being centrally generated by the memory controller or one of the memory blocks.
- As an electronic system, one embodiment of the invention includes at least a data acquisition device, and a data storage device removably coupled to the data acquisition unit. The data storage device stores data acquired by the data acquisition device. The data storage device includes at least: a memory controller; a plurality of memory blocks operatively connected to the memory controller, each of the memory blocks including at least data storage elements; and a power bus operatively supplying different level supply voltages between each of the memory blocks, the different level supply voltages being centrally generated by the memory controller or one of the memory blocks.
- Other aspects and advantages of the invention will become apparent from the following detailed description taken in conjunction with the accompanying drawings which illustrate, by way of example, the principles of the invention.
- The invention will be readily understood by the following detailed description in conjunction with the accompanying drawings, wherein like reference numerals designate like structural elements, and in which:
- FIG. 1 is a block diagram of a conventional memory system;
- FIG. 2 is a block diagram of a memory system according to one embodiment of the invention;
- FIG. 3 is a block diagram of a memory system according to another embodiment of the invention;
- FIG. 4 is a block diagram of a memory system according to still another embodiment of the invention; and
- FIG. 5 is a block diagram of a memory system according to yet another embodiment of the invention.
- The invention relates to techniques for producing and supplying various voltage levels within a memory system having multiple memory blocks (e.g., memory chips). The various voltage levels can be produced by voltage generation circuitry (e.g., charge pump and/or regulator circuitry) within the memory system. The various voltage levels can be supplied to or between multiple memory blocks through a power bus.
- According to one aspect of the invention, charge pump and/or regulator circuits are provided within one of the memory blocks of a memory system (unless back-ups are provided for fault tolerance), and a power bus is used to distribute the generated voltage levels to other of the memory blocks. At most, with this aspect, only one of the memory blocks needs to include charge pump and/or regulator circuitry. Hence, the invention serves to limit the extent to which undesirable noise generated by charge pump and/or regulator circuitry interferes with operation of sensitive analog components of memory blocks of a memory system.
- According to another aspect of the invention, a memory controller generates multiple supply voltage levels that are distributed (e.g., via a power bus) to each of the memory blocks. Here, with this aspect, the memory blocks need not include any charge pump or regulator circuitry as the memory controller can centrally produce all the needed supply voltages and distribute them to each of the memory blocks.
- Embodiments of this aspect of the invention are discussed below with reference to FIGS.2-5. However, those skilled in the art will readily appreciate that the detailed description given herein with respect to these figures is for explanatory purposes as the invention extends beyond these limited embodiments.
- FIG. 2 is a block diagram of a
memory system 200 according to one embodiment of the invention. Thememory system 200 is, for example, associated with a memory card (such as a plug-in card), a memory stick, or some other data storage product. Examples of a memory card include PC Card (formerly PCMCIA device), Flash Card, Flash Disk, Multimedia Card, and ATA Card. - The
memory system 200 cooperates with ahost 202. In particular, thememory system 200 stores data that is utilized by thehost 202. Thememory system 200 and thehost 202 communicate over a host Input/Output (I/O) bus. Thehost 202 provides a host voltage VH (supply voltage) to thememory system 200. - The
memory system 200 includes amemory controller 204 andmemory blocks memory system 200 includes two memory blocks. However, it should be noted that thememory system 200 can include two or more memory blocks. Typically, additional memory blocks are added to thememory system 200 to increase its data storage capacity. - The
memory controller 204 includes avoltage generation circuit 210. Thevoltage generation circuit 210 receives the host voltage (VH) supplied by thehost 202 and generates a plurality of supply voltages that are supplied to the memory blocks 206 and 208. In this embodiment (and other embodiments below), the plurality of supply voltages are represented as supply voltages V1, V2 and V3. The supply voltages V1, V2 and V3 represent the voltage levels utilized by the memory blocks 206 and 208 during their operation. Accordingly, the memory blocks 206 and 208 do not further include charge pump or regulation circuitry as these memory blocks 206 and 208 do not internally generate any different supply voltages than those supply voltages V1, V2 and V3 received from thememory controller 204. Accordingly, thememory controller 204 generates all the needed supply voltages for the memory blocks 206 and 208 and thus charge pump regulation circuitry is not needed within the memory blocks 206 and 208. As result, noise generated by charge pump circuitry does not interfere with the operation (in particular, operation of sensitive analog components) of the memory blocks 206 and 208. Furthermore, costly die area of the semiconductor dies associated with the memory blocks 206 and 208 need not be consumed by charge pump regulator circuitry. - Moreover, the supply voltages V1, V2 and V3 produced by the
memory controller 204 are supplied to thememory block 206. Apower bus 212 operates to supply the supply voltages V1, V2 and V3 between thememory block 206 and thememory block 208. In other words, thepower bus 212 carries the supply voltages V1, V2 and V3 to thememory block 208. Further, if thememory system 200 included additional memory blocks, thepower bus 212 would also supply the supply voltages V1, V2 and V3 to the other additional memory blocks. Thepower bus 212 can also be considered as supplying the supply voltages V1, V2 and V3 to thememory block 206. - Typically, the
memory controller 204 has output contacts (e.g., pins, pads, terminals, etc.) to output the supply voltages V1, V2 and V3. The memory blocks 206 and 208 have input contacts to receive the supply voltages V1, V2 and V3. In one implementation, links (e.g., wires, traces, etc.) are used to couple the output contacts of thememory controller 204 to the input contacts of thememory block 206 as well as to links of thepower bus 212. In another embodiment, links of thepower bus 212 are used to couple the output contacts of thememory controller 204 to the input contacts of both the memory blocks 206 and 208. - The level of the supply voltages can vary with implementation. As one example, the host voltage (VH) might be 3.3 or 1.8 volts, and the level of the supply voltages V1, V2 and V3 can be 2.5 volts, 6.5 volts, and 3.3 volts. Although the embodiment of the
memory system 200 shown in FIG. 2 produces supply voltages V1, V2 and V3 at thememory controller 204, it should be understood that thememory controller 204 can produce any number of a plurality of different supply voltage levels that would be needed by one or more of the memory blocks of thememory system 200. - Each of the memory blocks206 and 208 include an array of data storage elements that provide non-volatile digital data storage. In one embodiment, the data storage elements are electrically programmable and electrically erasable. For example, the data storage elements can be based on floating-gate devices. The memory blocks 206 and 208 are each separate semiconductor dies, chips or products. The memory blocks can, for example, be EEPROM or FLASH devices. The
memory controller 204 is also often a separate semiconductor die, chip or product. - FIG. 3 is a block diagram of a memory system300 according to another embodiment of the invention. The memory system 300 couples to a
host 302. The interface between the memory system 300 andhost 302 includes a host voltage (VH) and a host I/O bus. - The memory system300 includes a
memory controller 304 andmemory blocks memory controller 304 andmemory blocks voltage regulator 310 within thememory controller 304 produces a supply voltage V1. The supply voltage V1 produced by thevoltage regulator 310 represents, for example, a regulated version of the host voltage VH. The supply voltage V1 is supplied to thememory block 306. - The
memory block 306 also includescharge pump circuitry 312. Thecharge pump circuitry 312 receives the supply voltage V1 from thememory controller 304 and generates at least one additional supply voltage. In this embodiment, it is assumed that thecharge pump circuitry 312 produces a second supply voltage V2 and a third supply voltage V3. Accordingly, it should be noted that thecharge pump circuitry 312 could generate more than two supply voltages or could generate a single supply voltage. Typically, thecharge pump circuitry 312 includes a charge pump and/or a regulator. - The memory system300 also includes a
power bus 314. Thepower bus 314 receives the supply voltage V1 from the memory controller 304 (or the memory block 306) and also receives the supply voltages V2 and V3 from thememory block 306. Thepower bus 314 then transports these supply voltages to the other memory blocks, namely, thememory block 308. In particular, thememory block 306 and thememory block 308 can each include three contacts (e.g., terminals, pins or pads) to respectively couple to the supply voltages V1, V2 and V3. Thepower bus 314 respectively interconnects these three terminals of each of the memory blocks 306 and 308. Hence, the supply voltage V1 produced by thememory controller 304 is able to be coupled not only to thememory block 306 but also to thememory block 308 using thepower bus 314. Likewise, the supply voltages V2 and V3 produced by thecharge pump circuitry 312 are able to be not only internally used within thememory block 306 but also externally supplied through thepower bus 314 to the memory block 308 (and possibly other blocks). Accordingly, the memory system 300 requires only that one of the memory blocks include charge pump circuitry to generate the additional supply voltage levels needed by the various memory blocks. - Further, the host voltage VH can also be supplied to the
memory block 306. Thecharge pump circuitry 312 can then produce the second and third supply voltages V2 and V3 using the first supply voltage V1 and/or the host voltage VH. The availability of the host voltage VH at thememory block 306 can enable thecharge pump circuitry 312 to more efficiently produce the second and third supply voltages V2 and V3. For example, if the host voltage VH were 5.0 volts and the first supply voltage V1 were 3.0 volts, then producing a third supply voltage of 6.5 volts would be more efficient (i.e., less charge pumping required) from a 5.0 volts starting point as opposed to a 3.0 volts starting point. The host voltage VH can be directly coupled to thememory block 306 over alink 316. Thelink 316 can be implemented as a wire, trace or other electronic interconnection. Alternatively, the host voltage VH could be indirectly supplied to thememory block 306 through thememory controller 310. - Further, it should be noted that a dotted box illustrated within the
memory block 308 represents an optionalcharge pump circuit 318. The optionalcharge pump circuit 318 can be provided within the memory block 308 (or other memory blocks within the memory system) as a secondary or back-up charge pump circuit. In one implementation, the optionalcharge pump circuit 318 can be used to produce one or more additional supply voltages for thememory block 308 that are not available from thepower bus 314. In another implementation, thecharge pump circuit 318 can be activated to produce the supply voltages V2 and V3 in the event that thecharge pump circuitry 312 is inoperable and, thus, supply the supply voltages V2 and V3 to thememory block 306 via thepower bus 314. In an embodiment that includes such optional charge pump circuits, the host voltage VH can also be coupled to thememory block 308 via thepower bus 314 or alink 320. - FIG. 4 is a block diagram of a
memory system 400 according to still another embodiment of the invention. Thememory system 400 couples to ahost 402. Thehost 402 and thememory system 400 communicate over a host I/O bus. Thehost 402 also supplies a host voltage VH to thememory controller 404. Thememory system 400 includes thememory controller 404 andmemory blocks memory block 406 includescharge pump circuitry 410. However, unlike the memory system 300, thememory controller 404 does not include a voltage regulator. In other words, thememory controller 404 is not producing any supply voltages that are utilized by the memory blocks 406 and 408. Instead, in this embodiment, thecharge pump circuitry 410 provided in thememory block 406 is supplying all the supply voltages needed by the memory blocks 406 and 408. In particular, thecharge pump circuitry 410 can produce a plurality of supply voltages, namely, supply voltages V1, V2 and V3. Thecharge pump circuitry 410 receives the host voltage VH provided by thehost 402 over alink 412. Thecharge pump circuitry 410 uses the host voltage VH in producing the supply voltages V1, V2 and V3. Thecharge pump circuitry 410 can supply the supply voltage V1, not only internally to thememory block 406 but also externally to thememory controller 404, if desired by the memory controller. Still further, the supply voltages V1, V2 and V3 (in addition to being used internal to the memory block 406) are coupled to apower bus 414. Thepower bus 414 operates to couple the supply voltages V1, V2 and V3 between the memory blocks 406 and 408. Hence, the supply voltages V1, V2 and V3 are supplied to thememory block 408 via thepower bus 414. In other words, thememory block 408 is not internally generating any of the supply voltage levels but instead receives the supply voltage levels over thepower bus 414. - Further, it should be noted that a dotted box illustrated within the
memory block 408 represents an optionalcharge pump circuit 416. The optionalcharge pump circuit 416 can be provided within the memory block 408 (or other memory blocks within the memory system) as a secondary or back-up charge pump circuit. In one implementation, the optionalcharge pump circuit 416 can be used to produce one or more additional supply voltages for thememory block 408 that are not available from thepower bus 414. In another implementation, thecharge pump circuit 416 can be activated to produce the supply voltages V1, V2 and V3 in the event that thecharge pump circuitry 410 is inoperable and, thus, supply the supply voltages V1, V2 and V3 to thememory block 406 via thepower bus 414. In an embodiment that includes such optional charge pump circuits, the host voltage VH can also be coupled to thememory block 408 via thepower bus 414. - FIG. 5 is a block diagram of a
memory system 500 according to yet another embodiment of the invention. Thememory system 500 couples to ahost 502. Thehost 502 and thememory system 500 communicate over a host I/O bus. Thehost 502 also supplies a host voltage VH to thememory system 500. - The
memory system 500 includes amemory controller 504 andmemory blocks 506 and 508. Thememory controller 504 and the memory blocks 506 and 508 communicate over an I/O bus. Thememory system 500 also includes avoltage regulator 510. In this embodiment, thevoltage regulator 510 represents a separate functional unit from thememory controller 504 or the memory blocks 506 and 508. Typically, thevoltage regulator 510 is provided as a separate semiconductor die or chip within thememory system 500. Thevoltage regulator 510 receives the host voltage VH over alink 512. Thelink 512 can also couple the host voltage VH to the memory block 506. Thevoltage regulator 510 produces a first supply voltage V1. Thevoltage regulator 510 supplies the first supply voltage V1 to thememory controller 504 and the memory block 506. - In addition, the memory block506 includes charge pump circuitry 514. The charge pump circuitry 514 operates to produce at least one additional supply voltage. In this embodiment, it is assumed that the charge pump circuitry 514 produces a second supply voltage V2 and a third supply voltage V3. The charge pump circuitry 514 receives the host voltage VH as well as the first supply voltage V1, and thus is able to produce the supply voltages V2 and V3 using either or both of those source voltages. By using the host voltage VH, the charge pump circuitry 514 is often able to more efficiently produce either of the supply voltages V2 or V3 because less “charge pumping” is required.
- The
memory system 500 also includes apower bus 516. Thepower bus 516 couples the supply voltages V1, V2 and V3 to thememory block 508. The supply voltages V1, V2 and V3 are thus input to thememory block 508 via thepower bus 516. In other words, thememory block 508 does not generate any of the supply voltages. Indeed, thememory block 508 typically does not include any charge pump circuitry. However, if desired, thememory block 508 could include a back-up charge pump circuit for use should the primary charge pump circuitry 514 fail. - In the embodiments of the invention illustrated in FIGS.2-5, the memory systems included two memory blocks. However, it should be noted that the memory systems can more generally include two or more memory blocks. Typically, additional memory blocks would be added to the memory systems to increase their data storage capacity. These additional memory blocks would normally be configured and/or operate as do the memory blocks 208, 308, 408 or 508. Also, in any of the embodiments of the invention discussed above, optional charge pump and/or regulator circuitry can be provided in one or more of the memory blocks. Such optional charge pump and/or regulator circuitry can serve as a backup or secondary function in case the primary charge pump and/or regulator circuitry becomes inoperable. Additionally or alternatively, the optional charge pump and/or regulator circuitry can operate to provide additional internal voltage generation within the memory blocks in cases where the necessary voltages needed by the memory blocks are not supplied to the memory blocks.
- The invention is suitable for use with both single-level memories and multi-level memories. The memories or memory blocks are data storage devices that include data storage elements. The data storage elements can be based on semiconductor devices (e.g., floating-gate) or other types of devices. In multi-level memories, each data storage element stores two or more bits of data.
- The invention can further pertain to an electronic system that includes a memory system as discussed above. Memory systems (i.e., memory cards) are commonly used to store digital data for use with various electronics products. The memory system is often removable from the electronic system so the stored digital data is portable. The memory systems according to the invention can have a relatively small form factor and be used to store digital data for electronics products such as cameras, hand-held or notebook computers, network cards, network appliances, set-top boxes, hand-held or other small audio players/recorders (e.g., MP3 devices), and medical monitors.
- The advantages of the invention are numerous. Different embodiments or implementations may yield one or more of the following advantages. One advantage of the invention is that generation and distribution of supply voltages are made more cost effective. Another advantage of the invention is that noise from generation of different voltage levels does not hinder memory access performance. Still another advantage of the invention is that reliable, high performance memory systems can be obtained. Yet still another advantage of the invention is that memory systems can be implemented with low power consumption and more flexibility in controller design.
- The many features and advantages of the present invention are apparent from the written description and, thus, it is intended by the appended claims to cover all such features and advantages of the invention. Further, since numerous modifications and changes will readily occur to those skilled in the art, it is not desired to limit the invention to the exact construction and operation as illustrated and described. Hence, all suitable modifications and equivalents may be resorted to as falling within the scope of the invention.
Claims (43)
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/788,120 US6434044B1 (en) | 2001-02-16 | 2001-02-16 | Method and system for generation and distribution of supply voltages in memory systems |
JP2002574669A JP4030876B2 (en) | 2001-02-16 | 2002-02-08 | Method and system for generating and distributing supply voltage in a memory system |
DE10296285T DE10296285B4 (en) | 2001-02-16 | 2002-02-08 | System for generating and distributing supply voltages in storage systems |
PCT/US2002/003616 WO2002075744A2 (en) | 2001-02-16 | 2002-02-08 | Method and system for generation and distribution of supply voltages in memory systems |
DE10262374.0A DE10262374B4 (en) | 2001-02-16 | 2002-02-08 | System for generating and distributing supply voltages in storage systems |
TW091102506A TWI235379B (en) | 2001-02-16 | 2002-02-08 | Method and system for generation and distribution of supply voltages in memory systems |
AU2002240294A AU2002240294A1 (en) | 2001-02-16 | 2002-02-08 | Method and system for generation and distribution of supply voltages in memory systems |
GB0318964A GB2390202B (en) | 2001-02-16 | 2002-02-08 | Method and system for generation and distribution of supply voltages in memory systems |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/788,120 US6434044B1 (en) | 2001-02-16 | 2001-02-16 | Method and system for generation and distribution of supply voltages in memory systems |
Publications (2)
Publication Number | Publication Date |
---|---|
US6434044B1 US6434044B1 (en) | 2002-08-13 |
US20020114184A1 true US20020114184A1 (en) | 2002-08-22 |
Family
ID=25143497
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/788,120 Expired - Lifetime US6434044B1 (en) | 2001-02-16 | 2001-02-16 | Method and system for generation and distribution of supply voltages in memory systems |
Country Status (7)
Country | Link |
---|---|
US (1) | US6434044B1 (en) |
JP (1) | JP4030876B2 (en) |
AU (1) | AU2002240294A1 (en) |
DE (2) | DE10296285B4 (en) |
GB (1) | GB2390202B (en) |
TW (1) | TWI235379B (en) |
WO (1) | WO2002075744A2 (en) |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6856556B1 (en) * | 2003-04-03 | 2005-02-15 | Siliconsystems, Inc. | Storage subsystem with embedded circuit for protecting against anomalies in power signal from host |
US20060044917A1 (en) * | 2004-08-31 | 2006-03-02 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device |
US20080080255A1 (en) * | 2006-09-29 | 2008-04-03 | Yishai Kagan | Dual Voltage Flash Memory Card |
US20080080254A1 (en) * | 2006-09-29 | 2008-04-03 | Yishai Kagan | Dual Voltage Flash Memory Methods |
WO2008042595A2 (en) * | 2006-09-29 | 2008-04-10 | Sandisk Corporation | Dual voltage flash memory card |
US20080195875A1 (en) * | 2007-02-12 | 2008-08-14 | Russell Hobson | Low power mode data preservation in secure ICs |
US20080273401A1 (en) * | 2007-03-12 | 2008-11-06 | Maxim Integrated Products, Inc. | Method of erasing a block of memory cells |
US7733712B1 (en) | 2008-05-20 | 2010-06-08 | Siliconsystems, Inc. | Storage subsystem with embedded circuit for protecting against anomalies in power signal from host |
WO2011025557A1 (en) * | 2009-08-31 | 2011-03-03 | Rambus Inc. | Forwarding signal supply voltage in data transmission system |
US20130336067A1 (en) * | 2010-06-29 | 2013-12-19 | Panasonic Corporation | Nonvolatile storage system, power supply circuit for memory system, flash memory, flash memory controller, and nonvolatile semiconductor storage device |
CN105788640A (en) * | 2015-01-14 | 2016-07-20 | 旺宏电子股份有限公司 | Integrated circuit for memory circuitry and method for applying same |
CN105824343A (en) * | 2015-01-14 | 2016-08-03 | 旺宏电子股份有限公司 | Power source for memory circuitry |
US20170084332A1 (en) * | 2015-09-23 | 2017-03-23 | Samsung Electronics Co., Ltd. | Power supply circuits with variable number of power inputs and storage devices having the same |
US11301166B2 (en) * | 2016-10-25 | 2022-04-12 | Jm Semiconductor, Ltd. | Flash storage device and operation control method therefor |
US11699061B2 (en) | 2018-12-14 | 2023-07-11 | Huawei Technologies Co., Ltd. | Storage apparatus and electronic device |
US20240021221A1 (en) * | 2022-07-13 | 2024-01-18 | Nanya Technology Corporation | Memory device, voltage generating device and voltage generating method thereof |
Families Citing this family (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6577535B2 (en) * | 2001-02-16 | 2003-06-10 | Sandisk Corporation | Method and system for distributed power generation in multi-chip memory systems |
JP2002318647A (en) * | 2001-04-19 | 2002-10-31 | Mitsubishi Electric Corp | Detecting device and its detecting method |
JP2002373495A (en) * | 2001-06-14 | 2002-12-26 | Hitachi Ltd | Semiconductor chip, semiconductor integrated circuit device, manufacturing method for semiconductor integrated circuit device |
US6803805B2 (en) * | 2002-04-09 | 2004-10-12 | International Business Machines Corporation | Distributed DC voltage generator for system on chip |
US6801454B2 (en) * | 2002-10-01 | 2004-10-05 | Sandisk Corporation | Voltage generation circuitry having temperature compensation |
EP1435621B1 (en) * | 2002-12-30 | 2007-07-11 | STMicroelectronics S.r.l. | Power voltage supply distribution architecture for a plurality of memory modules |
US8002553B2 (en) | 2003-08-18 | 2011-08-23 | Cardiac Pacemakers, Inc. | Sleep quality data collection and evaluation |
KR100884235B1 (en) * | 2003-12-31 | 2009-02-17 | 삼성전자주식회사 | Nonvolatile memory card |
JP4674868B2 (en) * | 2004-12-21 | 2011-04-20 | ルネサスエレクトロニクス株式会社 | Card device |
WO2007002531A2 (en) * | 2005-06-22 | 2007-01-04 | Thunder Creative Technologies, Inc. | Point-of-load power conditioning for memory modules |
US7317630B2 (en) * | 2005-07-15 | 2008-01-08 | Atmel Corporation | Nonvolatile semiconductor memory apparatus |
US7548484B2 (en) | 2005-09-29 | 2009-06-16 | Hynix Semiconductor Inc. | Semiconductor memory device having column decoder |
US7766840B2 (en) | 2005-12-01 | 2010-08-03 | Cardiac Pacemakers, Inc. | Method and system for heart failure status evaluation based on a disordered breathing index |
US20070126494A1 (en) * | 2005-12-06 | 2007-06-07 | Sandisk Corporation | Charge pump having shunt diode for improved operating efficiency |
US7372320B2 (en) * | 2005-12-16 | 2008-05-13 | Sandisk Corporation | Voltage regulation with active supplemental current for output stabilization |
US20070139099A1 (en) * | 2005-12-16 | 2007-06-21 | Sandisk Corporation | Charge pump regulation control for improved power efficiency |
US7569923B2 (en) * | 2006-01-11 | 2009-08-04 | Sandisk Il. Ltd. | Recyclying faulty multi-die packages |
US20070229149A1 (en) * | 2006-03-30 | 2007-10-04 | Sandisk Corporation | Voltage regulator having high voltage protection |
JP2008004196A (en) * | 2006-06-23 | 2008-01-10 | Toppan Printing Co Ltd | Semiconductor memory device |
US7554311B2 (en) * | 2006-07-31 | 2009-06-30 | Sandisk Corporation | Hybrid charge pump regulation |
US7368979B2 (en) | 2006-09-19 | 2008-05-06 | Sandisk Corporation | Implementation of output floating scheme for hv charge pumps |
TWM311100U (en) * | 2006-11-14 | 2007-05-01 | Innodisk Corp | Flash disk with flash memory storage replacement capability |
JP2009003991A (en) * | 2007-06-19 | 2009-01-08 | Toshiba Corp | Semiconductor device and semiconductor memory test device |
US7688665B2 (en) * | 2007-09-25 | 2010-03-30 | Qimonda North America Corp. | Structure to share internally generated voltages between chips in MCP |
JP2009146499A (en) * | 2007-12-13 | 2009-07-02 | Toshiba Corp | Nonvolatile memory card |
JP5106219B2 (en) * | 2008-03-19 | 2012-12-26 | 株式会社東芝 | Memory device, host device, memory system, memory device control method, host device control method, and memory system control method |
JP5504507B2 (en) * | 2008-10-20 | 2014-05-28 | 国立大学法人 東京大学 | Integrated circuit device |
JP5348541B2 (en) * | 2009-05-20 | 2013-11-20 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US8484410B2 (en) * | 2010-04-12 | 2013-07-09 | Intel Corporation | Method to stagger self refreshes |
US20120026802A1 (en) * | 2010-07-30 | 2012-02-02 | Emanuele Confalonieri | Managed hybrid memory with adaptive power supply |
JP2012234591A (en) * | 2011-04-28 | 2012-11-29 | Toshiba Corp | Nonvolatile semiconductor storage device |
US8675390B2 (en) * | 2011-10-21 | 2014-03-18 | Qualcomm Incorporated | System and method for MRAM having controlled averagable and isolatable voltage reference |
KR102107072B1 (en) * | 2013-11-29 | 2020-05-07 | 에스케이하이닉스 주식회사 | System including memory controller which manages power of memory |
US9483096B2 (en) | 2013-12-06 | 2016-11-01 | Sandisk Technologies Llc | Host interface of a memory device supplied with regulated or non-regulated power based on operating mode of the memory device |
KR20170062635A (en) | 2015-11-27 | 2017-06-08 | 삼성전자주식회사 | Semiconductor memory device for diminishing peak current in multi memory dies structure |
US10848059B1 (en) * | 2019-11-07 | 2020-11-24 | Micron Technology, Inc. | Systems and methods involving charge pumps coupled with external pump capacitors and other circuitry |
US11429292B2 (en) * | 2020-12-02 | 2022-08-30 | Micron Technology, Inc. | Power management for a memory device |
US11561597B2 (en) | 2020-12-02 | 2023-01-24 | Micron Technology, Inc. | Memory device power management |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4578772A (en) | 1981-09-18 | 1986-03-25 | Fujitsu Limited | Voltage dividing circuit |
US4433282A (en) | 1981-12-08 | 1984-02-21 | Intersil | Monolithic voltage divider |
US5306961A (en) | 1989-05-15 | 1994-04-26 | Dallas Semiconductor Corporation | Low-power integrated circuit with selectable battery modes |
US5430859A (en) * | 1991-07-26 | 1995-07-04 | Sundisk Corporation | Solid state memory system including plural memory chips and a serialized bus |
JPH05217387A (en) | 1992-02-05 | 1993-08-27 | Mitsubishi Electric Corp | Semiconductor memory device |
JP2856621B2 (en) | 1993-02-24 | 1999-02-10 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Batch erase nonvolatile memory and semiconductor disk device using the same |
US5524231A (en) * | 1993-06-30 | 1996-06-04 | Intel Corporation | Nonvolatile memory card with an address table and an address translation logic for mapping out defective blocks within the memory card |
US5511026A (en) | 1993-12-01 | 1996-04-23 | Advanced Micro Devices, Inc. | Boosted and regulated gate power supply with reference tracking for multi-density and low voltage supply memories |
US5553261A (en) * | 1994-04-01 | 1996-09-03 | Intel Corporation | Method of performing clean-up of a solid state disk while executing a read command |
US5508971A (en) * | 1994-10-17 | 1996-04-16 | Sandisk Corporation | Programmable power generation circuit for flash EEPROM memory systems |
US5671179A (en) | 1994-10-19 | 1997-09-23 | Intel Corporation | Low power pulse generator for smart voltage flash eeprom |
KR0172333B1 (en) * | 1995-01-16 | 1999-03-30 | 김광호 | Voltage boost circuit of semiconductor memory apparatus |
JPH08203288A (en) | 1995-01-23 | 1996-08-09 | Nec Ic Microcomput Syst Ltd | On-board writing control device |
US6009034A (en) * | 1995-08-15 | 1999-12-28 | Micron Technology, Inc. | Memory device with distributed voltage regulation system |
US5596532A (en) | 1995-10-18 | 1997-01-21 | Sandisk Corporation | Flash EEPROM self-adaptive voltage generation circuit operative within a continuous voltage source range |
US5818781A (en) | 1995-11-13 | 1998-10-06 | Lexar | Automatic voltage detection in multiple voltage applications |
KR100272163B1 (en) * | 1997-12-30 | 2000-11-15 | 윤종용 | Semiconductor memory device having standby array voltage generator |
-
2001
- 2001-02-16 US US09/788,120 patent/US6434044B1/en not_active Expired - Lifetime
-
2002
- 2002-02-08 WO PCT/US2002/003616 patent/WO2002075744A2/en active Application Filing
- 2002-02-08 GB GB0318964A patent/GB2390202B/en not_active Expired - Fee Related
- 2002-02-08 DE DE10296285T patent/DE10296285B4/en not_active Expired - Lifetime
- 2002-02-08 DE DE10262374.0A patent/DE10262374B4/en not_active Expired - Lifetime
- 2002-02-08 TW TW091102506A patent/TWI235379B/en not_active IP Right Cessation
- 2002-02-08 JP JP2002574669A patent/JP4030876B2/en not_active Expired - Fee Related
- 2002-02-08 AU AU2002240294A patent/AU2002240294A1/en not_active Abandoned
Cited By (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7126857B2 (en) | 2003-04-03 | 2006-10-24 | Siliconsystems, Inc. | Storage subsystem with embedded circuit for protecting against anomalies in power signal from host |
US6856556B1 (en) * | 2003-04-03 | 2005-02-15 | Siliconsystems, Inc. | Storage subsystem with embedded circuit for protecting against anomalies in power signal from host |
US7460427B2 (en) * | 2004-08-31 | 2008-12-02 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device |
US20060044917A1 (en) * | 2004-08-31 | 2006-03-02 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device |
US7675802B2 (en) | 2006-09-29 | 2010-03-09 | Sandisk Corporation | Dual voltage flash memory card |
WO2008042595A2 (en) * | 2006-09-29 | 2008-04-10 | Sandisk Corporation | Dual voltage flash memory card |
WO2008042595A3 (en) * | 2006-09-29 | 2008-05-22 | Sandisk Corp | Dual voltage flash memory card |
US20080080254A1 (en) * | 2006-09-29 | 2008-04-03 | Yishai Kagan | Dual Voltage Flash Memory Methods |
US7656735B2 (en) | 2006-09-29 | 2010-02-02 | Sandisk Corporation | Dual voltage flash memory methods |
US20080080255A1 (en) * | 2006-09-29 | 2008-04-03 | Yishai Kagan | Dual Voltage Flash Memory Card |
US20080195875A1 (en) * | 2007-02-12 | 2008-08-14 | Russell Hobson | Low power mode data preservation in secure ICs |
WO2008100959A1 (en) * | 2007-02-12 | 2008-08-21 | Atmel Corporation | Low power mode data preservation in secure ics |
US8181042B2 (en) | 2007-02-12 | 2012-05-15 | Atmel Corporation | Low power mode data preservation in secure ICs |
US20080273401A1 (en) * | 2007-03-12 | 2008-11-06 | Maxim Integrated Products, Inc. | Method of erasing a block of memory cells |
US7791955B2 (en) * | 2007-03-12 | 2010-09-07 | Maxim Integrated Products, Inc. | Method of erasing a block of memory cells |
US7733712B1 (en) | 2008-05-20 | 2010-06-08 | Siliconsystems, Inc. | Storage subsystem with embedded circuit for protecting against anomalies in power signal from host |
US8942297B2 (en) | 2009-08-31 | 2015-01-27 | Rambus Inc. | Forwarding signal supply voltage in data transmission system |
WO2011025557A1 (en) * | 2009-08-31 | 2011-03-03 | Rambus Inc. | Forwarding signal supply voltage in data transmission system |
US11875870B2 (en) | 2009-08-31 | 2024-01-16 | Rambus Inc. | Forwarding signal supply voltage in data transmission system |
US11282549B2 (en) | 2009-08-31 | 2022-03-22 | Rambus Inc. | Forwarding signal supply voltage in data transmission system |
US9565039B2 (en) | 2009-08-31 | 2017-02-07 | Rambus Inc. | Forwarding signal supply voltage in data transmission system |
US10839863B2 (en) | 2009-08-31 | 2020-11-17 | Rambus Inc. | Forwarding signal supply voltage in data transmission system |
US10522194B2 (en) | 2009-08-31 | 2019-12-31 | Rambus Inc. | Forwarding signal supply voltage in data transmission system |
US9881652B2 (en) | 2009-08-31 | 2018-01-30 | Rambus Inc. | Forwarding signal supply voltage in data transmission system |
US10102885B2 (en) | 2009-08-31 | 2018-10-16 | Rambus Inc. | Forwarding signal supply voltage in data transmission system |
US9898403B2 (en) * | 2010-06-29 | 2018-02-20 | Panasonic Corporation | Voltage control circuit for providing two voltages generated based on a parameter corresponding to an input signal |
US9405671B2 (en) | 2010-06-29 | 2016-08-02 | Panasonic Corporation | Process execution control based on the internal states of flash memories and power supply circuit information |
US20130336067A1 (en) * | 2010-06-29 | 2013-12-19 | Panasonic Corporation | Nonvolatile storage system, power supply circuit for memory system, flash memory, flash memory controller, and nonvolatile semiconductor storage device |
US9536575B2 (en) * | 2015-01-14 | 2017-01-03 | Macronix International Co., Ltd. | Power source for memory circuitry |
US9881654B2 (en) | 2015-01-14 | 2018-01-30 | Macronix International Co., Ltd. | Power source for memory circuitry |
TWI595494B (en) * | 2015-01-14 | 2017-08-11 | 旺宏電子股份有限公司 | Integrated circuit for memory circuitry and method using the same |
CN105824343A (en) * | 2015-01-14 | 2016-08-03 | 旺宏电子股份有限公司 | Power source for memory circuitry |
CN105788640A (en) * | 2015-01-14 | 2016-07-20 | 旺宏电子股份有限公司 | Integrated circuit for memory circuitry and method for applying same |
US10050518B2 (en) * | 2015-09-23 | 2018-08-14 | Samsung Electronics Co., Ltd. | Power supply circuits with variable number of power inputs and cross-coupled diodes and storage devices having the same |
US20170084332A1 (en) * | 2015-09-23 | 2017-03-23 | Samsung Electronics Co., Ltd. | Power supply circuits with variable number of power inputs and storage devices having the same |
US11301166B2 (en) * | 2016-10-25 | 2022-04-12 | Jm Semiconductor, Ltd. | Flash storage device and operation control method therefor |
US11699061B2 (en) | 2018-12-14 | 2023-07-11 | Huawei Technologies Co., Ltd. | Storage apparatus and electronic device |
US20240021221A1 (en) * | 2022-07-13 | 2024-01-18 | Nanya Technology Corporation | Memory device, voltage generating device and voltage generating method thereof |
US11955196B2 (en) * | 2022-07-13 | 2024-04-09 | Nanya Technology Corporation | Memory device, voltage generating device and voltage generating method thereof |
Also Published As
Publication number | Publication date |
---|---|
AU2002240294A1 (en) | 2002-10-03 |
WO2002075744A3 (en) | 2003-10-02 |
DE10296285T5 (en) | 2004-03-04 |
US6434044B1 (en) | 2002-08-13 |
GB2390202B (en) | 2005-08-17 |
GB0318964D0 (en) | 2003-09-17 |
GB2390202A (en) | 2003-12-31 |
JP2004531801A (en) | 2004-10-14 |
WO2002075744A2 (en) | 2002-09-26 |
TWI235379B (en) | 2005-07-01 |
DE10262374B4 (en) | 2014-05-15 |
DE10296285B4 (en) | 2012-10-31 |
JP4030876B2 (en) | 2008-01-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6434044B1 (en) | Method and system for generation and distribution of supply voltages in memory systems | |
US7372320B2 (en) | Voltage regulation with active supplemental current for output stabilization | |
US6577535B2 (en) | Method and system for distributed power generation in multi-chip memory systems | |
US7554311B2 (en) | Hybrid charge pump regulation | |
US6904532B2 (en) | Portable electronic device | |
KR101365827B1 (en) | A daisy chain arrangement of non-volatile memories | |
US7558129B2 (en) | Device with load-based voltage generation | |
US20070139099A1 (en) | Charge pump regulation control for improved power efficiency | |
US7515488B2 (en) | Method for load-based voltage generation | |
US7477092B2 (en) | Unified voltage generation apparatus with improved power efficiency | |
EP0861468B1 (en) | Automatic voltage detection in multiple voltage applications | |
US7580296B2 (en) | Load management for memory device | |
US20090161472A1 (en) | Memory voltage control circuit | |
US20110273939A1 (en) | Nonvolatile memory device | |
US20080046640A1 (en) | Memory system with reduced standby current | |
US10332568B2 (en) | Memory apparatus and memory module including a power management integrated circuit | |
US10747246B2 (en) | Power supply circuit and related methods for generating a power supply voltage in a semiconductor package | |
US7580298B2 (en) | Method for managing electrical load of an electronic device | |
KR20060109030A (en) | Usb card with sd card type packing and interface therefor | |
JP2022144032A (en) | semiconductor storage device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SANDISK CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GONGWER, GEOFFREY STEVEN;CONLEY, KEVIN M.;WANG, CHI-MING;AND OTHERS;REEL/FRAME:011553/0380 Effective date: 20010215 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:026312/0197 Effective date: 20110404 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: SANDISK TECHNOLOGIES LLC, TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:SANDISK TECHNOLOGIES INC;REEL/FRAME:038813/0004 Effective date: 20160516 |
|
AS | Assignment |
Owner name: INNOVATIVE MEMORY SYSTEMS, INC., DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK TECHNOLOGIES LLC;REEL/FRAME:058093/0991 Effective date: 20210729 |