US20020050633A1 - Semiconductor module - Google Patents
Semiconductor module Download PDFInfo
- Publication number
- US20020050633A1 US20020050633A1 US09/835,582 US83558201A US2002050633A1 US 20020050633 A1 US20020050633 A1 US 20020050633A1 US 83558201 A US83558201 A US 83558201A US 2002050633 A1 US2002050633 A1 US 2002050633A1
- Authority
- US
- United States
- Prior art keywords
- lower layer
- substrate
- layer substrate
- wire
- semiconductor module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/071—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
- H01L2224/48139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous wire daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/4917—Crossed wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- the present invention relates to a semiconductor module, and more particularly, a semiconductor module comprising a plurality of semiconductor elements connected in parallel to each other.
- FIG. 7A is a plan view of a conventional semiconductor module (a lid portion is not shown), and FIG. 7B is a cross sectional view along lines IV-IV in FIG. 7B.
- an insulation substrate 71 is placed on a base plate 1 .
- a gate wire pattern 14 In a front surface of the insulation substrate 71 , a gate wire pattern 14 , a collector wire pattern 72 , and an emitter wire pattern 73 are formed.
- a plurality of insulated gate bipolar transistors 31 hereinafter referred to as “IGBTs”
- free wheel diodes 32 hereinafter referred to as “diodes”.
- Collectors of the IGBTs 31 and cathodes of the diodes 32 are connected with the collector wire pattern 72 .
- the emitter wire pattern 73 is formed in the shape of the letter “L” along two sides of the collector wire pattern 72 . Meanwhile, the gate wire pattern 14 is formed along other one side of the collector wire pattern 72 . This is for the ease of work at a bonding step for connecting the respective wire patterns with the IGBTs 31 and the like.
- a back surface pattern 74 is formed in a back surface of the insulation substrate 71 , and fixed on the base plate 1 by a solder layer 2 .
- the IGBTs 31 and the diodes 32 are connected respectively with the gate wire pattern 14 and the emitter wire pattern 73 by bonding wires 35 and 34 . Further, the gate wire pattern 14 , the emitter wire pattern 73 and the collector wire pattern 72 are connected respectively with gate electrodes 41 , collector electrodes 42 and emitter electrodes 43 by bonding wires 36 , 37 and 38 .
- a case portion 6 is formed on the base plate 1 so as to surround the insulation substrate 71 . After wire bonding of the IGBTs 31 and the like, a gel material 7 for sealing is injected inside the case portion 6 , and a lid portion 8 is put on.
- a first object of the present invention is to provide a semiconductor module in which wiring lengths of semiconductor elements arranged in parallel to each other are approximately the same.
- a second object of the present invention is to provide a semiconductor module in which a cross section of wire patterns has a large size without increasing a module size.
- the present invention is directed to a semiconductor module in which at least two semiconductor elements arranged along a certain direction, and at least two electrode pad regions arranged along a direction approximately perpendicular to said certain direction, are respectively connected in parallel to each other, characterized in comprising:
- a lower layer substrate comprising: a first insulation substrate in approximately rectangular shape with the back surface fixed on said base plate; a first and a second electrode pads in approximately identical shapes disposed on a front surface of said first insulation substrate along one side of said first insulation substrate so as to be juxtaposed to each other in this order from a corner portion of said one side; and first and second wires which are juxtaposed to each other along other side of said first insulation substrate approximately perpendicular to said one side and including said corner portion of said one side, said second wire extending by the side of said first and said second electrode pads, and said first wire extending by the side of said first electrode pad with said second wire interposed;
- an upper layer substrate disposed on said lower layer substrate comprising: a second insulation substrate in approximately rectangular shape; and a first bridge wire connecting said first wire with said first electrode pad and a second bridge wire connecting said second wire with said second electrode pad, which are formed in a back surface of said second insulation substrate;
- wiring lengths from the semiconductor elements to emitter electrodes are approximately uniform between the semiconductor elements arranged in parallel to each other.
- a semiconductor module herein described comprises two semiconductor elements, a semiconductor module comprising three or more semiconductor elements is also within the scope of the present invention.
- the cap portion is formed by a case portion and a lid portion.
- the present invention is also directed to a semiconductor module further comprising a solder resist layer coating a front surface of said lower layer substrate, characterized in that said first bridge wire and both of said first wire and said first electrode pad are connected with each other by solder layers buried in holes formed in said solder resist layer, while said second bridge wire and both of said second wire and said second electrode pad are connected with each other by solder layers buried in holes formed in said solder resist layer.
- solder resist layer makes it easy to use a structure in which wire layers intersect each other.
- a surface area of said lower layer substrate is preferably larger than a surface area of said upper layer substrate, and said first and said second wires and said first and said second electrode pads extend preferably beyond said upper layer substrate covering said lower layer substrate.
- first and said second semiconductor elements and said first and said second wires may be connected with each other by bonding wires and said first and said second electrode pads and an external electrode may be connected with each other by bonding wires.
- the present invention is directed further to a semiconductor module in which at least two semiconductor elements juxtaposed to each other along a certain direction, and an electrode pad region arranged along a direction approximately perpendicular to said certain direction, are connected with each other, characterized in comprising:
- a lower layer substrate comprising: a first insulation substrate in approximately rectangular shape with the back surface fixed on said base plate; and a lower layer wiring conductor in approximately rectangular shape formed in a front surface of said first insulation substrate, wherein said lower layer wiring conductor has a slit cut toward inside from one of the corner portions or the near, an area of said lower layer wiring conductor along one side adjacent to said corner portion is a connection area with said semiconductor elements, and an area of said lower layer wiring conductor along other side adjacent to said corner portion is said electrode pad region;
- an upper layer substrate disposed on said lower layer substrate comprising: a second insulation substrate in approximately rectangular shape; and an upper layer wiring conductor in approximately rectangular shape formed in a back surface of said second insulation substrate and connected with said lower layer wiring conductor via a solder layer, wherein said upper layer wiring conductor has a slit in a portion overlapping said slit of said lower layer wiring conductor in the approximately identical shape;
- a surface area of said lower layer substrate is larger than a surface area of said upper layer substrate, and said connection area and said electrode pad region extend beyond said upper layer substrate covering said lower layer substrate.
- the first and said second semiconductor elements and said connection area may be connected with each other by bonding wires, and said electrode pad region and an external electrode may be connected with each other by a bonding wire.
- the semiconductor elements may be formed by combinations of insulated gate bipolar transistors and free wheel diodes.
- a gel material may be injected so as to bury said lower layer substrate, said upper layer substrate, and said first and said second semiconductor elements.
- the wiring lengths of the semiconductor elements juxtaposed to each other are approximately uniform in the semiconductor module according to the present invention, and therefore, the reliability of the semiconductor module improves.
- the cross section area of the wire portions increases, and therefore, impedance and the like decreases and the capabilities of the semiconductor module improve.
- FIGS. 1A and 1B show the semiconductor module according to the first embodiment of the present invention.
- FIG. 2 shows the front surface of the lower layer substrate in the semiconductor module according to the first embodiment of the present invention.
- FIG. 3 shows the back surface of the upper layer substrate in the semiconductor module according to the first embodiment of the present invention.
- FIG. 4 shows the semiconductor module according to the second embodiment of the present invention.
- FIG. 5 shows the front surface of the lower layer substrate in the semiconductor module according to the second embodiment of the present invention.
- FIG. 6 shows the back surface of the upper layer substrate in the semiconductor module according to the second embodiment of the present invention.
- FIGS. 7A and 7B show a conventional semiconductor module.
- FIGS. 1A and 1B show a semiconductor module according to a first embodiment.
- FIG. 1A is a plan view (a lid portion is not shown) of the semiconductor module according to the first embodiment
- FIG. B is a cross sectional view along lines I-I in FIG. 1A.
- a lower layer substrate 10 is placed on a base plate 1 .
- the lower layer substrate 10 comprises a first insulation substrate 11 .
- the first insulation substrate 11 is formed by a ceramic material such as AIN.
- a gate wire pattern 14 In a front surface of the first insulation substrate 11 , a gate wire pattern 14 , emitter wire patterns 12 and emitter electrode pads 13 are formed. These wire patterns are of copper, for instance.
- FIG. 2 shows a front surface of the lower layer substrate 10 .
- the emitter wire patterns 12 are juxtaposed to each other.
- the emitter electrode pads 13 in approximately the same shapes are juxtaposed to each other.
- the emitter wire patterns 12 have approximately the same widths (x-direction) but increasingly longer lengths (y-direction) with a distance toward the emitter electrode pads 13 .
- the gate wire pattern 14 is disposed along the x-direction.
- a solder resist layer 15 is formed at an area seating an upper layer substrate 20 in the front surface of the first insulation substrate 11 .
- the solder resist layer 15 is formed by an insulation material such as an epoxy-based insulation material.
- Opening portions 16 and 17 are formed at predetermined positions of the solder resist layer 15 .
- the emitter wire patterns 12 are exposed in the opening portions 16 .
- the emitter electrode pads 13 are exposed in the opening portions 17 .
- a back surface pattern 18 of a metallic layer is formed in a back surface of the first insulation substrate 11 .
- the back surface pattern 18 is fixed on a front surface of the base plate 1 by a solder layer 2 .
- the upper layer substrate 20 is placed on the lower layer substrate 10 .
- Bridge wire patterns 22 are disposed in a back surface of the upper layer substrate 20 .
- FIG. 3 shows the back surface of the upper layer substrate 20 .
- the upper layer substrate 20 comprises a second insulation substrate 21 .
- the bridge wire patterns 22 are juxtaposed to each other along a y-direction of the second insulation substrate 21 .
- a solder resist layer 25 is disposed in a back surface of the second insulation substrate 21 . Opening portions 26 and 27 are formed in the solder resist layer 25 .
- the bridge wire patterns 22 are exposed within the opening portions 26 and 27 . Also, the opening portions 26 and 27 are formed so as to be located over the opening portions 16 and 17 formed in the lower layer substrate 10 when the upper layer substrate 20 is placed on the lower layer substrate 10 .
- the emitter wire patterns 12 and the emitter electrode pads 13 of the lower layer substrate 10 and the bridge wire patterns 22 of the upper layer substrate 20 are electrically connected with each other by solder layers 3 and 4 which are buried in the opening portions 16 , 17 , 26 and 27 .
- a collector wire pattern 28 is disposed in a front surface of the second insulation substrate 21 .
- Combinations of IGBTs (insulated gate bipolar transistors) 31 and diodes (free wheel diodes) 32 are arranged next to each other along an x-direction on the collector wire pattern 28 .
- the IGBTs 31 and the diodes 32 are connected with the collector wire pattern 28 by a solder layer 5 . This electrically connects collector electrodes (not shown) of the IGBTs 31 and cathodes (not shown) of the diodes with the collector wire pattern 28 .
- Emitter electrodes (not shown) of the IGBTs 31 and anodes (not shown) of the diodes are connected by bonding wires 33 . Further, the anodes of the diodes are connected with the emitter wire patterns 12 formed on the lower layer substrate 10 , by bonding wires 34 .
- gate electrodes (not shown) of the IGBTs 31 are connected with the gate wire pattern 14 by bonding wires 35 .
- the gate wire pattern 14 is connected with gate electrodes 41 by bonding wires 36 .
- the collector wire pattern 28 is connected with the collector electrodes 42 by bonding wires 37 .
- the emitter electrode pads 13 are connected with the emitter electrodes 43 by bonding wires 38 .
- a case portion 6 is formed on the base plate 1 so as to surround the lower layer substrate 10 and the like. After wire bonding of the IGBTs 31 and the like, a gel material 7 for sealing is injected inside the case portion 6 , and a lid portion 8 is put on.
- the lid portion 8 is fit with the case portion 6 , the lower layer substrate 10 and the like are sealed off within a cap portion (not shown) formed by the case portion 6 and the lid portion 8 .
- the emitters of the IGBTs 31 and the anodes of the diodes 32 are connected respectively with the emitter electrodes 43 via the emitter wire patterns 12 , the solder layer 3 , the bridge wire patterns 22 , the solder layer 4 , and the emitter electrode pads 13 .
- the emitter wire pattern 12 shortest in the y-direction is connected with the bridge wire pattern 22 longest in the x-direction. Meanwhile, the emitter wire pattern 12 longest in the y-direction is connected with the bridge wire pattern 22 shortest in the x-direction.
- FIG. 4 is a top surface view of a semiconductor module 101 according to a second embodiment.
- a wire pattern 55 formed in a front surface of a lower layer substrate 50 and a wire pattern 61 formed in a back surface of an upper layer substrate 60 are different from the semiconductor module 100 according to the first embodiment.
- Other elements in the structure are the same as in the semiconductor module 100 , and therefore, are denoted at the same reference symbols as those used for the first embodiment.
- FIG. 5 shows a front surface of the lower layer substrate 50 .
- the lower layer substrate 50 comprises a first insulation substrate 51 of AIN, for example.
- a lower layer wiring conductor 52 of copper, for instance, in approximately rectangular shape is disposed on the first insulation substrate 51 .
- the gate wire pattern 14 extending along the x-direction is disposed in a bottom end portion of the first insulation substrate 51 .
- a slit 53 is cut toward inside from a corner portion. Areas adjacent the slit 53 are a connection area 55 and an electrode pad area 56 .
- FIG. 6 shows a back surface of the upper layer substrate 60 .
- the upper layer substrate 60 comprises a second insulation substrate 61 of AIN, for example.
- An upper layer wiring conductor 62 of copper, for instance, in approximately rectangular shape is disposed on the second insulation substrate 61 .
- a slit 63 is cut toward inside from a corner portion.
- the slit 63 overlaps the slit 53 .
- the lower layer wiring conductor 52 and the upper layer wiring conductor 62 are electrically connected by a solder layer (not shown).
- the diodes 32 are connected with the connection area 55 by the bonding wires 34 .
- the electrode pad area 56 is connected with the emitter electrodes 43 by the bonding wires 38 .
- Other wires are similar to those in the first embodiment.
- the case portion 6 is formed on the base plate 1 so as to surround the lower layer substrate 50 and the like. After wire bonding of the IGBTs 31 and the like, a gel material for sealing (not shown) is injected inside the case portion 6 , and a lid portion (not shown) is put on.
- the slits 53 and 63 are formed in the lower layer wiring conductor 52 and the upper layer wiring conductor 62 .
- wiring lengths to the electrode pad area 56 from the diodes connected with the connection area 55 in the vicinity of the slits 53 and 63 are longer than where the slits 53 and 63 are not formed. This reduces differences in the wiring lengths from the diodes 32 connected with the connection area 55 in the vicinity of the slits 53 and 63 (the right-hand side to the area 55 in FIG. 5) and from the diodes 32 connected with the connection area 55 far away from the slits 53 and 63 (the left-hand side to the area 55 in FIG. 5).
- the first embodiment it is possible to reduce variations in loads such as impedance measured from the IGBTs 31 and the diodes 32 to the emitter electrodes 43 among the elements arranged in parallel to each other. This makes it possible to prevent overload-induced malfunction of some semiconductor elements occurring in the conventional semiconductor module 200 , and hence, to improve the reliability of the semiconductor module.
- the wire portions from the connection area 55 to the electrode pad area are formed by the lower layer wiring conductor 52 , the upper layer wiring conductor 62 and the solder layers fixing the portions between the sames. This increases a cross section area of the wire portions, and decreases impedance.
- the slits 53 and 63 are cut toward inside from the corner portions of the lower layer wiring conductor 52 and the upper layer wiring conductor 62 in the second embodiment, the slits may be formed except for in the corner portions. Further, the shapes and the lengths of the slits may be changed depending on the number of the semiconductor elements and the like.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
Providing a semiconductor module comprising a plurality of semiconductor elements, in which wiring lengths of the semiconductor elements juxtaposed to each other are approximately the same. A semiconductor module comprising a lower layer substrate and an upper layer substrate, in which a first and a second electrode pads formed in a front surface of the lower layer substrate are connected with a first and a second wires by a first and a second bridge wires disposed in a back surface of the upper layer substrate.
Description
- The present invention relates to a semiconductor module, and more particularly, a semiconductor module comprising a plurality of semiconductor elements connected in parallel to each other.
- FIG. 7A is a plan view of a conventional semiconductor module (a lid portion is not shown), and FIG. 7B is a cross sectional view along lines IV-IV in FIG. 7B.
- As shown in FIGS. 7A and 7B, in the conventional semiconductor module generally denoted at200, an
insulation substrate 71 is placed on a base plate 1. In a front surface of theinsulation substrate 71, agate wire pattern 14, acollector wire pattern 72, and anemitter wire pattern 73 are formed. On thecollector wire pattern 72, a plurality of insulated gate bipolar transistors 31 (hereinafter referred to as “IGBTs”) and free wheel diodes 32 (hereinafter referred to as “diodes”) are disposed. Collectors of theIGBTs 31 and cathodes of thediodes 32 are connected with thecollector wire pattern 72. - As shown in FIG. 7A, the
emitter wire pattern 73 is formed in the shape of the letter “L” along two sides of thecollector wire pattern 72. Meanwhile, thegate wire pattern 14 is formed along other one side of thecollector wire pattern 72. This is for the ease of work at a bonding step for connecting the respective wire patterns with theIGBTs 31 and the like. - A
back surface pattern 74 is formed in a back surface of theinsulation substrate 71, and fixed on the base plate 1 by asolder layer 2. - The
IGBTs 31 and thediodes 32 are connected respectively with thegate wire pattern 14 and theemitter wire pattern 73 bybonding wires gate wire pattern 14, theemitter wire pattern 73 and thecollector wire pattern 72 are connected respectively withgate electrodes 41,collector electrodes 42 andemitter electrodes 43 bybonding wires - A
case portion 6 is formed on the base plate 1 so as to surround theinsulation substrate 71. After wire bonding of theIGBTs 31 and the like, agel material 7 for sealing is injected inside thecase portion 6, and alid portion 8 is put on. - In the
semiconductor module 200 with the conventional structure, since wiring distances from theemitter electrodes 43 to thediodes 32 arranged in parallel to each other are different from each other, loads (such as impedance, capacitance) of the wires are different from each other among thediodes 32. Hence, even when the semiconductor module is applied with a constant voltage, for example, voltages applied to thediodes 32 arranged in parallel to each other are different from each other, which may destroy some of the diodes. This also applies to theIGBTs 31. - In addition, to allow the semiconductor module to carry a large current, it is necessary that a cross section of the wire patterns has a large size. In contradiction to this, if the wire patterns are thick, there is a problem that the
insulation substrate 71 cracks due to a difference in expansion coefficient between theinsulation substrate 71 of a ceramic material and thewire pattern 73 of metal. Further, if the width of thewire pattern 73 is large, there is a problem that it is difficult to complete the semiconductor module in a small size. - In view of this, a first object of the present invention is to provide a semiconductor module in which wiring lengths of semiconductor elements arranged in parallel to each other are approximately the same.
- A second object of the present invention is to provide a semiconductor module in which a cross section of wire patterns has a large size without increasing a module size.
- The present invention is directed to a semiconductor module in which at least two semiconductor elements arranged along a certain direction, and at least two electrode pad regions arranged along a direction approximately perpendicular to said certain direction, are respectively connected in parallel to each other, characterized in comprising:
- a) a base plate;
- b) a lower layer substrate comprising: a first insulation substrate in approximately rectangular shape with the back surface fixed on said base plate; a first and a second electrode pads in approximately identical shapes disposed on a front surface of said first insulation substrate along one side of said first insulation substrate so as to be juxtaposed to each other in this order from a corner portion of said one side; and first and second wires which are juxtaposed to each other along other side of said first insulation substrate approximately perpendicular to said one side and including said corner portion of said one side, said second wire extending by the side of said first and said second electrode pads, and said first wire extending by the side of said first electrode pad with said second wire interposed;
- c) an upper layer substrate disposed on said lower layer substrate, comprising: a second insulation substrate in approximately rectangular shape; and a first bridge wire connecting said first wire with said first electrode pad and a second bridge wire connecting said second wire with said second electrode pad, which are formed in a back surface of said second insulation substrate;
- d) a first semiconductor element electrically connected with said first wire and a second semiconductor element electrically connected with said second wire, which are formed in a front surface of said second insulation substrate; and
- e) a cap disposed on said base plate so as to cover said lower layer substrate, said upper layer substrate, and said first and said second semiconductor elements.
- In this semiconductor module, wiring lengths from the semiconductor elements to emitter electrodes are approximately uniform between the semiconductor elements arranged in parallel to each other.
- This allows achieving approximately the same loads, such as impedances, between the wires arranged in parallel to each other.
- As a result, it is possible to prevent overload-induced malfunction of some semiconductor elements occurring in a conventional semiconductor module, and hence, to improve the reliability of the semiconductor module.
- Since a semiconductor module herein described comprises two semiconductor elements, a semiconductor module comprising three or more semiconductor elements is also within the scope of the present invention. Further, the cap portion is formed by a case portion and a lid portion.
- The present invention is also directed to a semiconductor module further comprising a solder resist layer coating a front surface of said lower layer substrate, characterized in that said first bridge wire and both of said first wire and said first electrode pad are connected with each other by solder layers buried in holes formed in said solder resist layer, while said second bridge wire and both of said second wire and said second electrode pad are connected with each other by solder layers buried in holes formed in said solder resist layer.
- Use of the solder resist layer makes it easy to use a structure in which wire layers intersect each other.
- A surface area of said lower layer substrate is preferably larger than a surface area of said upper layer substrate, and said first and said second wires and said first and said second electrode pads extend preferably beyond said upper layer substrate covering said lower layer substrate.
- With this structure, it is easy to perform wire bonding.
- The first and said second semiconductor elements and said first and said second wires may be connected with each other by bonding wires and said first and said second electrode pads and an external electrode may be connected with each other by bonding wires.
- The present invention is directed further to a semiconductor module in which at least two semiconductor elements juxtaposed to each other along a certain direction, and an electrode pad region arranged along a direction approximately perpendicular to said certain direction, are connected with each other, characterized in comprising:
- a) a base plate;
- b) a lower layer substrate comprising: a first insulation substrate in approximately rectangular shape with the back surface fixed on said base plate; and a lower layer wiring conductor in approximately rectangular shape formed in a front surface of said first insulation substrate, wherein said lower layer wiring conductor has a slit cut toward inside from one of the corner portions or the near, an area of said lower layer wiring conductor along one side adjacent to said corner portion is a connection area with said semiconductor elements, and an area of said lower layer wiring conductor along other side adjacent to said corner portion is said electrode pad region;
- c) an upper layer substrate disposed on said lower layer substrate, comprising: a second insulation substrate in approximately rectangular shape; and an upper layer wiring conductor in approximately rectangular shape formed in a back surface of said second insulation substrate and connected with said lower layer wiring conductor via a solder layer, wherein said upper layer wiring conductor has a slit in a portion overlapping said slit of said lower layer wiring conductor in the approximately identical shape;
- d) a first and a second semiconductor elements electrically connected with said connection area of said lower layer wiring conductor, which are formed in a front surface of said second insulation substrate; and
- e) a cap disposed on said base plate so as to cover said lower layer substrate, said upper layer substrate, and said first and said second semiconductor elements.
- In this semiconductor module, variations in wiring length between the semiconductor elements and emitter electrodes are small, which in turn reduces variations in load such as impedance.
- As a result, it is possible to prevent overload-induced malfunction of some semiconductor elements occurring in a conventional semiconductor module, and hence, to improve the reliability of the semiconductor module.
- Further, since a cross section of the wire patterns has a large size, impedance is small, and therefore, characteristics of the semiconductor module improve.
- It is preferable that a surface area of said lower layer substrate is larger than a surface area of said upper layer substrate, and said connection area and said electrode pad region extend beyond said upper layer substrate covering said lower layer substrate.
- With this structure, it is easy to perform wire bonding.
- The first and said second semiconductor elements and said connection area may be connected with each other by bonding wires, and said electrode pad region and an external electrode may be connected with each other by a bonding wire.
- The semiconductor elements may be formed by combinations of insulated gate bipolar transistors and free wheel diodes.
- Further, a gel material may be injected so as to bury said lower layer substrate, said upper layer substrate, and said first and said second semiconductor elements.
- This allows to fix the semiconductor elements, and hence, to improve the reliability of the semiconductor module.
- As described clearly above, the wiring lengths of the semiconductor elements juxtaposed to each other are approximately uniform in the semiconductor module according to the present invention, and therefore, the reliability of the semiconductor module improves.
- Also, in the semiconductor module according to the present invention, the cross section area of the wire portions increases, and therefore, impedance and the like decreases and the capabilities of the semiconductor module improve.
- FIGS. 1A and 1B show the semiconductor module according to the first embodiment of the present invention.
- FIG. 2 shows the front surface of the lower layer substrate in the semiconductor module according to the first embodiment of the present invention.
- FIG. 3 shows the back surface of the upper layer substrate in the semiconductor module according to the first embodiment of the present invention.
- FIG. 4 shows the semiconductor module according to the second embodiment of the present invention.
- FIG. 5 shows the front surface of the lower layer substrate in the semiconductor module according to the second embodiment of the present invention.
- FIG. 6 shows the back surface of the upper layer substrate in the semiconductor module according to the second embodiment of the present invention.
- FIGS. 7A and 7B show a conventional semiconductor module.
- First Embodiment
- FIGS. 1A and 1B show a semiconductor module according to a first embodiment. FIG. 1A is a plan view (a lid portion is not shown) of the semiconductor module according to the first embodiment, and FIG. B is a cross sectional view along lines I-I in FIG. 1A.
- As shown in FIGS. 1A and 1B, in the semiconductor module according to the first embodiment generally denoted at100, a
lower layer substrate 10 is placed on a base plate 1. Thelower layer substrate 10 comprises afirst insulation substrate 11. Thefirst insulation substrate 11 is formed by a ceramic material such as AIN. In a front surface of thefirst insulation substrate 11, agate wire pattern 14,emitter wire patterns 12 andemitter electrode pads 13 are formed. These wire patterns are of copper, for instance. - FIG. 2 shows a front surface of the
lower layer substrate 10. Along an x-direction of thefirst insulation substrate 11, theemitter wire patterns 12 are juxtaposed to each other. Further, along a y-direction of thefirst insulation substrate 11, theemitter electrode pads 13 in approximately the same shapes are juxtaposed to each other. - The
emitter wire patterns 12 have approximately the same widths (x-direction) but increasingly longer lengths (y-direction) with a distance toward theemitter electrode pads 13. - Meanwhile, in a bottom end portion of the
first insulation substrate 11, thegate wire pattern 14 is disposed along the x-direction. - A solder resist
layer 15 is formed at an area seating anupper layer substrate 20 in the front surface of thefirst insulation substrate 11. The solder resistlayer 15 is formed by an insulation material such as an epoxy-based insulation material. - Opening
portions layer 15. Theemitter wire patterns 12 are exposed in the openingportions 16. Theemitter electrode pads 13 are exposed in the openingportions 17. - Further, a
back surface pattern 18 of a metallic layer is formed in a back surface of thefirst insulation substrate 11. Theback surface pattern 18 is fixed on a front surface of the base plate 1 by asolder layer 2. - The
upper layer substrate 20 is placed on thelower layer substrate 10.Bridge wire patterns 22 are disposed in a back surface of theupper layer substrate 20. - FIG. 3 shows the back surface of the
upper layer substrate 20. Theupper layer substrate 20 comprises asecond insulation substrate 21. Thebridge wire patterns 22 are juxtaposed to each other along a y-direction of thesecond insulation substrate 21. - A solder resist
layer 25 is disposed in a back surface of thesecond insulation substrate 21. Openingportions layer 25. Thebridge wire patterns 22 are exposed within the openingportions portions portions lower layer substrate 10 when theupper layer substrate 20 is placed on thelower layer substrate 10. - The
emitter wire patterns 12 and theemitter electrode pads 13 of thelower layer substrate 10 and thebridge wire patterns 22 of theupper layer substrate 20 are electrically connected with each other bysolder layers 3 and 4 which are buried in the openingportions - On the other hand, a
collector wire pattern 28 is disposed in a front surface of thesecond insulation substrate 21. - Combinations of IGBTs (insulated gate bipolar transistors)31 and diodes (free wheel diodes) 32 are arranged next to each other along an x-direction on the
collector wire pattern 28. TheIGBTs 31 and thediodes 32 are connected with thecollector wire pattern 28 by asolder layer 5. This electrically connects collector electrodes (not shown) of theIGBTs 31 and cathodes (not shown) of the diodes with thecollector wire pattern 28. - Emitter electrodes (not shown) of the
IGBTs 31 and anodes (not shown) of the diodes are connected by bondingwires 33. Further, the anodes of the diodes are connected with theemitter wire patterns 12 formed on thelower layer substrate 10, by bondingwires 34. - In addition, gate electrodes (not shown) of the
IGBTs 31 are connected with thegate wire pattern 14 bybonding wires 35. Thegate wire pattern 14 is connected withgate electrodes 41 bybonding wires 36. - Meanwhile, the
collector wire pattern 28 is connected with thecollector electrodes 42 bybonding wires 37. Also, theemitter electrode pads 13 are connected with theemitter electrodes 43 bybonding wires 38. - A
case portion 6 is formed on the base plate 1 so as to surround thelower layer substrate 10 and the like. After wire bonding of theIGBTs 31 and the like, agel material 7 for sealing is injected inside thecase portion 6, and alid portion 8 is put on. - As the
lid portion 8 is fit with thecase portion 6, thelower layer substrate 10 and the like are sealed off within a cap portion (not shown) formed by thecase portion 6 and thelid portion 8. - Thus, in the
semiconductor module 100 according to the first embodiment, the emitters of theIGBTs 31 and the anodes of thediodes 32 are connected respectively with theemitter electrodes 43 via theemitter wire patterns 12, thesolder layer 3, thebridge wire patterns 22, the solder layer 4, and theemitter electrode pads 13. - In this case, as shown in FIGS. 2 and 3, the
emitter wire pattern 12 shortest in the y-direction is connected with thebridge wire pattern 22 longest in the x-direction. Meanwhile, theemitter wire pattern 12 longest in the y-direction is connected with thebridge wire pattern 22 shortest in the x-direction. - This allows that wiring lengths from the
IGBTs 31 and thediodes 32 to theemitter electrodes 43 are approximately uniform among theIGBTs 31 arranged side to side. - As a result, loads such as impedance from the
IGBTs 31 and thediodes 32 to theemitter electrodes 43 are approximately uniform among the wires juxtaposed to each other. Hence, it is possible to prevent overload-induced malfunction of some semiconductor elements occurring in a conventional semiconductor module, and hence, to improve the reliability of the semiconductor module. - Second Embodiment
- FIG. 4 is a top surface view of a
semiconductor module 101 according to a second embodiment. - In the
semiconductor module 101, awire pattern 55 formed in a front surface of alower layer substrate 50 and awire pattern 61 formed in a back surface of anupper layer substrate 60 are different from thesemiconductor module 100 according to the first embodiment. Other elements in the structure are the same as in thesemiconductor module 100, and therefore, are denoted at the same reference symbols as those used for the first embodiment. - FIG. 5 shows a front surface of the
lower layer substrate 50. Thelower layer substrate 50 comprises afirst insulation substrate 51 of AIN, for example. A lowerlayer wiring conductor 52 of copper, for instance, in approximately rectangular shape is disposed on thefirst insulation substrate 51. Also, thegate wire pattern 14 extending along the x-direction is disposed in a bottom end portion of thefirst insulation substrate 51. - In the lower
layer wiring conductor 52, aslit 53 is cut toward inside from a corner portion. Areas adjacent theslit 53 are aconnection area 55 and anelectrode pad area 56. - FIG. 6 shows a back surface of the
upper layer substrate 60. Theupper layer substrate 60 comprises asecond insulation substrate 61 of AIN, for example. An upperlayer wiring conductor 62 of copper, for instance, in approximately rectangular shape is disposed on thesecond insulation substrate 61. - In the upper
layer wiring conductor 62, aslit 63 is cut toward inside from a corner portion. - As shown in FIG. 4, when the
upper layer substrate 60 is placed on thelower layer substrate 50, theslit 63 overlaps theslit 53. The lowerlayer wiring conductor 52 and the upperlayer wiring conductor 62 are electrically connected by a solder layer (not shown). - The
diodes 32 are connected with theconnection area 55 by thebonding wires 34. Theelectrode pad area 56 is connected with theemitter electrodes 43 by thebonding wires 38. Other wires are similar to those in the first embodiment. - The
case portion 6 is formed on the base plate 1 so as to surround thelower layer substrate 50 and the like. After wire bonding of theIGBTs 31 and the like, a gel material for sealing (not shown) is injected inside thecase portion 6, and a lid portion (not shown) is put on. - Thus, in the
semiconductor module 101 according to the second embodiment, theslits layer wiring conductor 52 and the upperlayer wiring conductor 62. Hence, wiring lengths to theelectrode pad area 56 from the diodes connected with theconnection area 55 in the vicinity of theslits slits diodes 32 connected with theconnection area 55 in the vicinity of theslits 53 and 63 (the right-hand side to thearea 55 in FIG. 5) and from thediodes 32 connected with theconnection area 55 far away from theslits 53 and 63 (the left-hand side to thearea 55 in FIG. 5). As a result, as in the first embodiment, it is possible to reduce variations in loads such as impedance measured from theIGBTs 31 and thediodes 32 to theemitter electrodes 43 among the elements arranged in parallel to each other. This makes it possible to prevent overload-induced malfunction of some semiconductor elements occurring in theconventional semiconductor module 200, and hence, to improve the reliability of the semiconductor module. - Further, in the
semiconductor module 101, the wire portions from theconnection area 55 to the electrode pad area are formed by the lowerlayer wiring conductor 52, the upperlayer wiring conductor 62 and the solder layers fixing the portions between the sames. This increases a cross section area of the wire portions, and decreases impedance. - While the
slits layer wiring conductor 52 and the upperlayer wiring conductor 62 in the second embodiment, the slits may be formed except for in the corner portions. Further, the shapes and the lengths of the slits may be changed depending on the number of the semiconductor elements and the like.
Claims (11)
1. A semiconductor module in which at least two semiconductor elements arranged along a certain direction, and at least two electrode pad regions arranged along a direction approximately perpendicular to said certain direction, are respectively connected in parallel to each other, characterized in comprising:
a) a base plate;
b) a lower layer substrate comprising:
a first insulation substrate in approximately rectangular shape with the back surface fixed on said base plate;
a first and a second electrode pads in approximately identical shapes disposed on a front surface of said first insulation substrate along one side of said first insulation substrate so as to be juxtaposed to each other in this order from a corner portion of said one side; and
a first and a second wires which are juxtaposed to each other along other side of said first insulation substrate approximately perpendicular to said one side and including said corner portion of said one side, said second wire extending by the side of said first and said second electrode pads, and said first wire extending by the side of said first electrode pad with said second wire interposed;
c) an upper layer substrate disposed on said lower layer substrate, comprising:
a second insulation substrate in approximately rectangular shape; and
a first bridge wire connecting said first wire with said first electrode pad and a second bridge wire connecting said second wire with said second electrode pad, which are formed in a back surface of said second insulation substrate;
d) a first semiconductor element electrically connected with said first wire and a second semiconductor element electrically connected with said second wire, which are formed in a front surface of said second insulation substrate; and
e) a cap disposed on said base plate so as to cover said lower layer substrate, said upper layer substrate, and said first and said second semiconductor elements.
2. The semiconductor module according to claim 1 further comprising a solder resist layer coating a front surface of said lower layer substrate, wherein said first bridge wire and both of said first wire and said first electrode pad are connected with each other by solder layers buried in holes formed in said solder resist layer, while said second bridge wire and both of said second wire and said second electrode pad are connected with each other by solder layers buried in holes formed in said solder resist layer.
3. The semiconductor module according to claim 1 , wherein a surface area of said lower layer substrate is larger than a surface area of said upper layer substrate, and said first and said second wires and said first and said second electrode pads extend beyond said upper layer substrate covering said lower layer substrate.
4. The semiconductor module according to claim 1 , wherein said first and said second semiconductor elements and said first and said second wires are connected with each other by bonding wires, and said first and said second electrode pads and an external electrode are connected with each other by bonding wires.
5. The semiconductor module according to claim 1 , wherein said semiconductor elements are formed by combinations of insulated gate bipolar transistors and free wheel diodes.
6. The semiconductor module according to claim 1 , wherein a gel material is injected so as to bury said lower layer substrate, said upper layer substrate, and said first and said second semiconductor elements.
7. A semiconductor module in which at least two semiconductor elements juxtaposed to each other along a certain direction, and an electrode pad region arranged along a direction approximately perpendicular to said certain direction, are connected with each other, comprising:
a) a base plate;
b) a lower layer substrate comprising:
a first insulation substrate in approximately rectangular shape with the back surface fixed on said base plate; and
a lower layer wiring conductor in approximately rectangular shape formed in a front surface of said first insulation substrate, wherein said lower layer wiring conductor has a slit cut toward inside from one of the corner portions or the near, an area of said lower layer wiring conductor along one side adjacent to said corner portion is a connection area with said semiconductor elements, and an area of said lower layer wiring conductor along other side adjacent to said corner portion is said electrode pad region;
c) an upper layer substrate disposed on said lower layer substrate, comprising:
a second insulation substrate in approximately rectangular shape; and
an upper layer wiring conductor in approximately rectangular shape formed in a back surface of said second insulation substrate and connected with said lower layer wiring conductor via a solder layer,
wherein said upper layer wiring conductor has a slit in a portion overlapping said slit of said lower layer wiring conductor in the approximately identical shape;
d) a first and a second semiconductor elements electrically connected with said connection area of said lower layer wiring conductor, and formed in a front surface of said second insulation substrate; and
e) a cap disposed on said base plate so as to cover said lower layer substrate, said upper layer substrate, and said first and said second semiconductor elements.
8. The semiconductor module according to claim 7 , wherein a surface area of said lower layer substrate is larger than a surface area of said upper layer substrate, and said connection area and said electrode pad region extend beyond said upper layer substrate covering said lower layer substrate.
9. The semiconductor module according to claim 7 , wherein said first and said second semiconductor elements and said connection area are connected with each other by bonding wires, and said electrode pad region and an external electrode are connected with each other by a bonding wire.
10. The semiconductor module according to claim 7 , wherein said semiconductor elements are formed by combinations of insulated gate bipolar transistors and free wheel diodes.
11. The semiconductor module according to claim 7 , wherein a gel material is injected so as to bury said lower layer substrate, said upper layer substrate, and said first and said second semiconductor elements.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12-332471 | 2000-10-31 | ||
JP2000-332471 | 2000-10-31 | ||
JP2000332471A JP2002141463A (en) | 2000-10-31 | 2000-10-31 | Semiconductor module |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020050633A1 true US20020050633A1 (en) | 2002-05-02 |
US6388316B1 US6388316B1 (en) | 2002-05-14 |
Family
ID=18808673
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/835,582 Expired - Fee Related US6388316B1 (en) | 2000-10-31 | 2001-04-17 | Semiconductor module |
Country Status (4)
Country | Link |
---|---|
US (1) | US6388316B1 (en) |
JP (1) | JP2002141463A (en) |
DE (1) | DE10122931A1 (en) |
FR (1) | FR2816112B1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030042585A1 (en) * | 2001-08-29 | 2003-03-06 | Corisis David J. | Routing element for use in multi-chip modules, multi-chip modules including the routing element, and methods |
US6762491B1 (en) * | 2003-01-23 | 2004-07-13 | Mitsubishi Denki Kabushiki Kaisha | Power semiconductor device |
US20080156511A1 (en) * | 2005-05-17 | 2008-07-03 | Siemens Vdo Automotive Ag | Control Unit with Flexible Circuit Board |
US20100065954A1 (en) * | 2005-04-18 | 2010-03-18 | Chao-Chun Tu | Bond pad structures and semiconductor devices using the same |
US20160020310A1 (en) * | 2014-07-16 | 2016-01-21 | Denso Corporation | Semiconductor device and manufacturing method for the same |
CN107710576A (en) * | 2015-06-12 | 2018-02-16 | 西门子公司 | Power transverter with the semiconductor switch being connected in parallel |
CN111987091A (en) * | 2019-05-21 | 2020-11-24 | 三菱电机株式会社 | Semiconductor device with a plurality of semiconductor chips |
US20220415833A1 (en) * | 2018-03-07 | 2022-12-29 | Sumitomo Electric Device Innovations, Inc. | Semiconductor device |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4461639B2 (en) * | 2001-05-29 | 2010-05-12 | 株式会社豊田自動織機 | Semiconductor device |
US6844621B2 (en) * | 2002-08-13 | 2005-01-18 | Fuji Electric Co., Ltd. | Semiconductor device and method of relaxing thermal stress |
US6992377B2 (en) | 2004-02-26 | 2006-01-31 | Freescale Semiconductor, Inc. | Semiconductor package with crossing conductor assembly and method of manufacture |
JP2006253183A (en) * | 2005-03-08 | 2006-09-21 | Hitachi Ltd | Semiconductor power module |
JP4899724B2 (en) * | 2006-08-28 | 2012-03-21 | ダイキン工業株式会社 | Power module |
JP2009130060A (en) * | 2007-11-21 | 2009-06-11 | Toyota Industries Corp | Heat dissipater |
JP5070014B2 (en) * | 2007-11-21 | 2012-11-07 | 株式会社豊田自動織機 | Heat dissipation device |
TWI394258B (en) * | 2008-11-11 | 2013-04-21 | Cyntec Co Ltd | Chip package structure and fabrication method thereof |
FR2957192B1 (en) * | 2010-03-03 | 2013-10-25 | Hispano Suiza Sa | ELECTRONIC POWER MODULE FOR AN ACTUATOR FOR AN AIRCRAFT |
JP5950684B2 (en) * | 2012-05-14 | 2016-07-13 | 三菱電機株式会社 | Semiconductor device |
DE102015210823A1 (en) * | 2015-06-12 | 2016-12-15 | Siemens Aktiengesellschaft | Power converter without power semiconductor module |
WO2022009482A1 (en) * | 2020-07-08 | 2022-01-13 | 三菱電機株式会社 | Power semiconductor module and power conversion device |
WO2022130951A1 (en) * | 2020-12-17 | 2022-06-23 | 富士電機株式会社 | Semiconductor module |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2580798B2 (en) * | 1989-10-18 | 1997-02-12 | 富士電機株式会社 | Transistor module for power converter |
DE3937045A1 (en) * | 1989-11-07 | 1991-05-08 | Abb Ixys Semiconductor Gmbh | PERFORMANCE SEMICONDUCTOR MODULE |
JP3053298B2 (en) * | 1992-08-19 | 2000-06-19 | 株式会社東芝 | Semiconductor device |
US5559374A (en) * | 1993-03-25 | 1996-09-24 | Sanyo Electric Co., Ltd. | Hybrid integrated circuit |
JP3157362B2 (en) * | 1993-09-03 | 2001-04-16 | 株式会社東芝 | Semiconductor device |
US6064116A (en) * | 1997-06-06 | 2000-05-16 | Micron Technology, Inc. | Device for electrically or thermally coupling to the backsides of integrated circuit dice in chip-on-board applications |
JP3819607B2 (en) * | 1998-09-16 | 2006-09-13 | 三洋電機株式会社 | Semiconductor device and manufacturing method thereof |
US6252305B1 (en) * | 2000-02-29 | 2001-06-26 | Advanced Semiconductor Engineering, Inc. | Multichip module having a stacked chip arrangement |
-
2000
- 2000-10-31 JP JP2000332471A patent/JP2002141463A/en active Pending
-
2001
- 2001-04-17 US US09/835,582 patent/US6388316B1/en not_active Expired - Fee Related
- 2001-05-10 FR FR0106179A patent/FR2816112B1/en not_active Expired - Fee Related
- 2001-05-11 DE DE2001122931 patent/DE10122931A1/en not_active Withdrawn
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030067060A1 (en) * | 2001-08-29 | 2003-04-10 | Corisis David J. | Routing element for use in multichip modules, multichip modules including the routing element, and methods |
US6882034B2 (en) * | 2001-08-29 | 2005-04-19 | Micron Technology, Inc. | Routing element for use in multi-chip modules, multi-chip modules including the routing element, and methods |
US20050156293A1 (en) * | 2001-08-29 | 2005-07-21 | Corisis David J. | Routing element for use in multi-chip modules, multi-chip modules including the routing element and methods |
US6995043B2 (en) | 2001-08-29 | 2006-02-07 | Micron Technology, Inc. | Methods for fabricating routing elements for multichip modules |
US7372131B2 (en) | 2001-08-29 | 2008-05-13 | Micron Technology, Inc. | Routing element for use in semiconductor device assemblies |
US7372138B2 (en) | 2001-08-29 | 2008-05-13 | Micron Technology, Inc. | Routing element for use in multi-chip modules, multi-chip modules including the routing element and methods |
US20030042585A1 (en) * | 2001-08-29 | 2003-03-06 | Corisis David J. | Routing element for use in multi-chip modules, multi-chip modules including the routing element, and methods |
US6762491B1 (en) * | 2003-01-23 | 2004-07-13 | Mitsubishi Denki Kabushiki Kaisha | Power semiconductor device |
US7915744B2 (en) * | 2005-04-18 | 2011-03-29 | Mediatek Inc. | Bond pad structures and semiconductor devices using the same |
US20100065954A1 (en) * | 2005-04-18 | 2010-03-18 | Chao-Chun Tu | Bond pad structures and semiconductor devices using the same |
US20080156511A1 (en) * | 2005-05-17 | 2008-07-03 | Siemens Vdo Automotive Ag | Control Unit with Flexible Circuit Board |
US8004849B2 (en) * | 2005-05-17 | 2011-08-23 | Siemens Vdo Automotive Ag | Control unit with flexible circuit board |
US20160020310A1 (en) * | 2014-07-16 | 2016-01-21 | Denso Corporation | Semiconductor device and manufacturing method for the same |
US9847409B2 (en) * | 2014-07-16 | 2017-12-19 | Denso Corporation | Semiconductor device and manufacturing method for the same |
CN107710576A (en) * | 2015-06-12 | 2018-02-16 | 西门子公司 | Power transverter with the semiconductor switch being connected in parallel |
US20220415833A1 (en) * | 2018-03-07 | 2022-12-29 | Sumitomo Electric Device Innovations, Inc. | Semiconductor device |
CN111987091A (en) * | 2019-05-21 | 2020-11-24 | 三菱电机株式会社 | Semiconductor device with a plurality of semiconductor chips |
US20200373920A1 (en) * | 2019-05-21 | 2020-11-26 | Mitsubishi Electric Corporation | Semiconductor device |
US11522533B2 (en) * | 2019-05-21 | 2022-12-06 | Mitsubishi Electric Corporation | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US6388316B1 (en) | 2002-05-14 |
JP2002141463A (en) | 2002-05-17 |
DE10122931A1 (en) | 2002-05-16 |
FR2816112A1 (en) | 2002-05-03 |
FR2816112B1 (en) | 2005-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6388316B1 (en) | Semiconductor module | |
US6967396B1 (en) | Semiconductor device | |
US5424579A (en) | Semiconductor device having low floating inductance | |
EP0154998B1 (en) | Improved structure of power supply wirings in semiconductor integrated circuit | |
US5497031A (en) | Semiconductor device having semiconductor chip with backside electrode | |
JPH0587977B2 (en) | ||
US20170154849A1 (en) | Semiconductor device comprising power elements in juxtaposition order | |
US5119168A (en) | Semiconductor integrated circuit | |
KR100299560B1 (en) | High density integrated circuit assembly combining lead frame leads and conductive traces | |
US5497013A (en) | Semi-conductor chip having interdigitated gate runners with gate bonding pads | |
US20010050421A1 (en) | Semiconductor apparatus | |
US5592026A (en) | Integrated structure pad assembly for lead bonding | |
US6791535B2 (en) | Resistance film type touch panel with short circuit preventing structure | |
US5569957A (en) | Low inductance conductor topography for MOSFET circuit | |
JP2865129B2 (en) | High power bipolar transistor | |
US5148249A (en) | Semiconductor protection device | |
JPS63255953A (en) | Circuit device sealed with insulator | |
US6509633B1 (en) | IC package capable of accommodating discrete devices | |
JPH0451489Y2 (en) | ||
JP2982182B2 (en) | Resin-sealed semiconductor device | |
JP3096536B2 (en) | Hybrid integrated circuit | |
JP3408165B2 (en) | Semiconductor integrated circuit device | |
US5021844A (en) | Semiconductor device | |
US5045915A (en) | Semiconductor integrated circuit device | |
JPH11340455A (en) | Insulated gate field effect transistor element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: MITSUBISHI DENKI KABUSHIKI KAISHA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MATSUMOTO, HIDEO;REEL/FRAME:012668/0303 Effective date: 20010314 |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20100514 |