US20020000610A1 - Method for manufacturing a device separation film in a semiconductor device - Google Patents
Method for manufacturing a device separation film in a semiconductor device Download PDFInfo
- Publication number
- US20020000610A1 US20020000610A1 US09/880,358 US88035801A US2002000610A1 US 20020000610 A1 US20020000610 A1 US 20020000610A1 US 88035801 A US88035801 A US 88035801A US 2002000610 A1 US2002000610 A1 US 2002000610A1
- Authority
- US
- United States
- Prior art keywords
- ranging
- sccm
- trench
- manufacturing
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
Definitions
- the invention relates generally to a method of manufacturing a device separation film in a semiconductor device. More particularly, the disclosed method relates to a method of manufacturing a device separation film in a semiconductor device by which a silicon growth layer is formed in order to reduce the aspect ratio of a trench, in a manner that the trench is filled so that voids are not generated.
- a modified STI structure using a SEG (selective epitaxial growth) structure has been introduced as a new type of a device separation film structure.
- silicon is grown at the bottom of a trench by a SEG method in order to lower an otherwise high aspect ratio in a device below 0.01 ⁇ m.
- a thermal oxide film is formed in order to secure an interfacial characteristic between the silicon of the etched trench and a silicon growth layer or between the silicon of the trench and a gap fill material.
- the thermal oxide film at the bottom of the trench must be removed. The process of removing the thermal oxide film from the bottom of the trench must keep the oxide film at the side of the trench intact.
- FIG. 1 is a TEM photograph showing a cross-sectional view of a device separation film manufactured by a conventional method.
- a trench is formed in a silicon substrate 1 and a thermal oxide film 5 is formed at the sidewall of the trench.
- some of the thermal oxide film 5 a remains which prevents normal silicon growth, and, as a result, an abnormal silicon growth layer 6 is formed. Therefore, there is a need for a process where the thermal oxide film at the bottom of the trench is removed while leaving the thermal oxide film at the sides of the trench intact.
- the disclosed method teaches a method of manufacturing a device separation film in a semiconductor device capable of forming a device separation film without voids, by completely removing a thermal oxide film at the bottom of a trench while minimizing loss of the thermal oxide film at the sidewall of the trench, so that silicon can be normally grown to reduce the aspect ratio.
- a method of manufacturing a device separation film in a semiconductor device which is characterized in that it comprises the steps of providing a silicon substrate in which a trench is formed; performing a plasma process for the surface of the trench; forming a thermal oxide film in the trench; removing the thermal oxide film at the bottom of the trench; cleaning the silicon surface at the bottom of the trench and then forming a silicon growth layer by SEG process; and filling an insulating material into the trench and then performing a chemical mechanical polishing process.
- the plasma process employs fluorine-based such as NF 3 , CF 4 etc. or chlorine-based such as Cl 2 , CCl 4 etc. and O 2 , which are mixed at the rate of 3:1 to 5:1.
- the thermal oxide film is formed by dry oxidization process using O 2 or wet oxidization process using H 2 /O 2 at a temperature ranging from about 700° C. to about 1100° C.
- the thermal oxide film is formed in thickness ranging from about 100 ⁇ to about 140 ⁇ .
- the thermal oxide film at the bottom of the trench is removed by dry etching or wet etching.
- the silicon surface cleaning process is performed in two steps, wherein a first process is performed under the conditions of a temperature ranging from about 100° C. to about 130° C. and the ratio of H 2 SO 4 and H 2 O 2 ranging from about 3:1 to about 500:1 for a time period ranging from about 3 minutes to about 10 minutes, and a second process is performed under the conditions of a temperature ranging from about 50° C. to about 100° and a pure water or a ratio of H 2 O to HF ranging from about 50:1 to about 500:1.
- the silicon surface cleaning process employs a rapid thermal process (RTP), in case that it is performed in-situ when the SEG process is performed.
- RTP rapid thermal process
- the silicon surface cleaning process is, when the SEG process is performed in the UHV-CVD equipment, in-situ performed under vacuum atmosphere at a temperature ranging from about 700° C. to about 750° C. and at a pressure ranging from about 0.01 Torr to about 10 Torr for a time period ranging from about 10 seconds to about 200 seconds.
- the SEG process is performed by CVD method using MS/H 2 /HCl gas or DCS/H 2 /HCl gas.
- the SEG process is performed under the conditions of a temperature ranging from about 750° C. to about 850° C. and a pressure ranging from about 5 Torr to about 100 Torr, using a DCS flow rate ranging from about 0.1 sccm to about 1 sccm, a H 2 flow rate ranging from about 30 sccm to about 150 sccm and a HCl flow rate ranging from about 0 sccm to about 1 sccm.
- the SEG process is performed under the conditions of a temperature ranging from about 750° C. to about 850° C.
- a pressure ranging from about 5 Torr to about 100 Torr using a MS flow rate ranging from about 0.1 sccm to about 1 sccm, a H 2 flow rate ranging from about 30 sccm to about 150 sccm and a HCl flow rate ranging from about 0.5 sccm to about 5 sccm, when a MS-H 2 -HCl system is applied.
- the SEG process when it is performed in the UHV-CVD equipment, is performed under the conditions of a temperature ranging from about 600° C. to about 750° C.
- a pressure ranging from about 1 Torr to about 50 m Torr using a Si 2 H 6 flow rate ranging from about 1 sccm to about 20 sccm, a H 2 flow rate ranging from about 0 sccm to about 100 sccm and a HCl flow rate ranging from about 0.01 sccm to about 5 sccm.
- FIG. 1 is a TEM photograph showing a cross-sectional view of a device separation film manufactured by a conventional method
- FIGS. 2A through 2F are cross-sectional views illustrating a disclosed method of manufacturing a device separation film in a semiconductor device.
- FIG. 3 is a TEM photograph showing a cross-sectional view of a device separation film manufactured by the disclosed method.
- FIGS. 2A through 2F are cross-sectional views for explaining a method of manufacturing a device separation film in a semiconductor device according to the disclosed method.
- a pad oxide film 12 and a nitride film 13 are sequentially formed on a silicon substrate 11 , a portion of the nitride firm 13 , the pad oxide film 12 and the silicon substrate 11 , on which a device separation film will be formed, is etched by exposure etching process using a photoresist pattern, thus forming a trench.
- fluorine 14 is thinly distributed on the bottom of the trench.
- Gas used for the plasma process may employ fluorine-based such as NF 3 , CF 4 etc. or chlorine-based such as Cl 2 , CCl 4 etc. At this time, the mixed ratio of the gas and O 2 ranges from about 3:1 to about 5:1.
- the thermal oxide film 15 is formed in thickness ranging from about 100 ⁇ to about 140 ⁇ at the trench.
- the thermal oxide film 15 is formed on the trench by dry oxidization process using O 2 or wet oxidization process using H 2 /O 2 at the temperature ranging from about 700° C. to about 1100° C.
- the thermal oxide film 15 formed at the bottom of the trench is thinly formed since its deposition speed is slowed due to fluorine 14 remained at the bottom of the trench during the process shown in FIG. 2B.
- the thermal oxide film 15 is necessarily required in the STI structure as an oxide film, by maintaining an interfacial characteristic with the silicon growth layer grown from silicon at the side and bottom of the trench, and an insulating material to be filled into the trench, so that leakage current can be lowered.
- the thermal oxide film at the bottom of the trench is removed by wet etch or dry etching process, thus remaining the thermal oxide film 15 only at the sidewall of the trench in a spacer shape.
- the etch time must be a minimum time so that the thermal oxide film at the bottom of the trench can be completely removed.
- silicon exposed at the bottom of the trench is grown by SEG method to form a silicon growth layer 16 .
- the SEG method includes CVD method using MS or DCS/H2/HCl gas.
- the silicon surface cleaning process before silicon is cleaned is performed in two steps, wherein a first process is performed under the conditions of a temperature ranging from about 100° C. to about 130° C. and the ratio of H 2 SO 4 to H 2 O 2 ranging from about 3:1 to about 500:1 for a time period ranging from about 3 minutes to about 10 minutes, and a second process is performed under the conditions of temperature ranging from about 50° C. to about 100° C. and a pure water or a ratio of H 2 O to HF ranging from about 50:1 to about 500:1.
- the silicon surface cleaning process when is performed in-situ employs a rapid thermal process (RTP), wherein the SEG process is performed under the conditions of a temperature ranging from about 750° C. to about 850° C. and a pressure ranging from about 5 Torr to about 100 Torr using a DCS flow rate ranging from about 0.1 sccm to about 1 sccm, a H 2 flow rate ranging from about 30 sccm to about 150 sccm and a HCl flow rate ranging from about 0 sccm to about 1 sccm.
- RTP rapid thermal process
- the SEG process is performed under the same temperature and pressure using a MS flow rate ranging from about 0.1 sccm to about 1 sccm, a H 2 flow rate ranging from about 30 sccm to about 150 sccm and a HCl flow rate ranging from about 0.5 sccm to about 5 sccm.
- the in-situ silicon surface cleaning process when the SEG process is performed in the UHV-CVD equipment, is performed under vacuum atmosphere under that conditions of a temperature ranging from about 700° C. to about 750° C. and a pressure ranging from about 0.01 Torr to about 10 Torr for a time period ranging from about 10 seconds to about 200 seconds, wherein the SEG process is performed under the conditions of a temperature ranging from about 600° C. to about 750° C.
- the silicon growth layer 16 is formed below the well region. This is to prevent short of the well region and the device separation film region because the thickness of the thermal oxide film 15 formed at the sidewall of the trench is thin.
- an insulating material 17 is filled on the silicon growth layer 16 within the trench and is then flattened by chemical mechanical polishing process, thus forming a device separation film.
- FIG. 3 is a TEM photography showing a cross-sectional view of the device separation film formed according to the disclosed method.
- thermal oxide film 15 is formed at the sidewall of the trench in a spacer shape and the silicon growth layer 16 is normally formed, with the thermal oxide film 15 being completely removed at the bottom of the trench.
- a thermal oxide film at the bottom of a trench is completely removed and a silicon growth layer having a normal shape is formed.
- a silicon growth layer having a normal shape is formed.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Element Separation (AREA)
Abstract
Description
- 1. Field of the Invention
- The invention relates generally to a method of manufacturing a device separation film in a semiconductor device. More particularly, the disclosed method relates to a method of manufacturing a device separation film in a semiconductor device by which a silicon growth layer is formed in order to reduce the aspect ratio of a trench, in a manner that the trench is filled so that voids are not generated.
- 2. Description of the Prior Art
- In STI structures, device separation films are applied to devices below 0.10 μm. The most significant problem associated with such device separation films is gap fill. It is nearly impossible to provide a device separation film without voids using presently available gap fill materials.
- Therefore, a modified STI structure using a SEG (selective epitaxial growth) structure has been introduced as a new type of a device separation film structure. In this structure, silicon is grown at the bottom of a trench by a SEG method in order to lower an otherwise high aspect ratio in a device below 0.01 μm. However, a thermal oxide film is formed in order to secure an interfacial characteristic between the silicon of the etched trench and a silicon growth layer or between the silicon of the trench and a gap fill material. In order to form silicon at the bottom of the trench by SEG method, however, the thermal oxide film at the bottom of the trench must be removed. The process of removing the thermal oxide film from the bottom of the trench must keep the oxide film at the side of the trench intact.
- FIG. 1 is a TEM photograph showing a cross-sectional view of a device separation film manufactured by a conventional method. A trench is formed in a silicon substrate1 and a
thermal oxide film 5 is formed at the sidewall of the trench. At the bottom of the trench, some of the thermal oxide film 5 a remains which prevents normal silicon growth, and, as a result, an abnormalsilicon growth layer 6 is formed. Therefore, there is a need for a process where the thermal oxide film at the bottom of the trench is removed while leaving the thermal oxide film at the sides of the trench intact. - The disclosed method teaches a method of manufacturing a device separation film in a semiconductor device capable of forming a device separation film without voids, by completely removing a thermal oxide film at the bottom of a trench while minimizing loss of the thermal oxide film at the sidewall of the trench, so that silicon can be normally grown to reduce the aspect ratio.
- A method of manufacturing a device separation film in a semiconductor device is disclosed which is characterized in that it comprises the steps of providing a silicon substrate in which a trench is formed; performing a plasma process for the surface of the trench; forming a thermal oxide film in the trench; removing the thermal oxide film at the bottom of the trench; cleaning the silicon surface at the bottom of the trench and then forming a silicon growth layer by SEG process; and filling an insulating material into the trench and then performing a chemical mechanical polishing process.
- In the above step, the plasma process employs fluorine-based such as NF3, CF4 etc. or chlorine-based such as Cl2, CCl4 etc. and O2, which are mixed at the rate of 3:1 to 5:1.
- The thermal oxide film is formed by dry oxidization process using O2 or wet oxidization process using H2/O2 at a temperature ranging from about 700° C. to about 1100° C. The thermal oxide film is formed in thickness ranging from about 100 Å to about 140 Å. The thermal oxide film at the bottom of the trench is removed by dry etching or wet etching.
- The silicon surface cleaning process is performed in two steps, wherein a first process is performed under the conditions of a temperature ranging from about 100° C. to about 130° C. and the ratio of H2SO4 and H2O2 ranging from about 3:1 to about 500:1 for a time period ranging from about 3 minutes to about 10 minutes, and a second process is performed under the conditions of a temperature ranging from about 50° C. to about 100° and a pure water or a ratio of H2O to HF ranging from about 50:1 to about 500:1. The silicon surface cleaning process employs a rapid thermal process (RTP), in case that it is performed in-situ when the SEG process is performed. The silicon surface cleaning process is, when the SEG process is performed in the UHV-CVD equipment, in-situ performed under vacuum atmosphere at a temperature ranging from about 700° C. to about 750° C. and at a pressure ranging from about 0.01 Torr to about 10 Torr for a time period ranging from about 10 seconds to about 200 seconds.
- The SEG process is performed by CVD method using MS/H2/HCl gas or DCS/H2/HCl gas.
- The SEG process is performed under the conditions of a temperature ranging from about 750° C. to about 850° C. and a pressure ranging from about 5 Torr to about 100 Torr, using a DCS flow rate ranging from about 0.1 sccm to about 1 sccm, a H2 flow rate ranging from about 30 sccm to about 150 sccm and a HCl flow rate ranging from about 0 sccm to about 1 sccm. The SEG process is performed under the conditions of a temperature ranging from about 750° C. to about 850° C. and a pressure ranging from about 5 Torr to about 100 Torr, using a MS flow rate ranging from about 0.1 sccm to about 1 sccm, a H2 flow rate ranging from about 30 sccm to about 150 sccm and a HCl flow rate ranging from about 0.5 sccm to about 5 sccm, when a MS-H2-HCl system is applied. The SEG process, when it is performed in the UHV-CVD equipment, is performed under the conditions of a temperature ranging from about 600° C. to about 750° C. and a pressure ranging from about 1 Torr to about 50 m Torr using a Si2H6 flow rate ranging from about 1 sccm to about 20 sccm, a H2 flow rate ranging from about 0 sccm to about 100 sccm and a HCl flow rate ranging from about 0.01 sccm to about 5 sccm.
- The aforementioned aspects and other features of the disclosed method will be explained in the following description, taken in conjunction with the accompanying drawings, wherein:
- FIG. 1 is a TEM photograph showing a cross-sectional view of a device separation film manufactured by a conventional method;
- FIGS. 2A through 2F are cross-sectional views illustrating a disclosed method of manufacturing a device separation film in a semiconductor device; and
- FIG. 3 is a TEM photograph showing a cross-sectional view of a device separation film manufactured by the disclosed method.
- The disclosed method will be described in detail by way of a preferred embodiment with reference to accompanying drawings.
- FIGS. 2A through 2F are cross-sectional views for explaining a method of manufacturing a device separation film in a semiconductor device according to the disclosed method. Referring now to FIG. 2A, after a
pad oxide film 12 and anitride film 13 are sequentially formed on asilicon substrate 11, a portion of thenitride firm 13, thepad oxide film 12 and thesilicon substrate 11, on which a device separation film will be formed, is etched by exposure etching process using a photoresist pattern, thus forming a trench. - Referring now to FIG. 2B, the surface of the trench is exposed to plasma processing using a mixture gas containing fluorine (F) such as CF4 etc. and O2 gas. Due to this plasma process,
fluorine 14 is thinly distributed on the bottom of the trench. - Gas used for the plasma process may employ fluorine-based such as NF3, CF4 etc. or chlorine-based such as Cl2, CCl4 etc. At this time, the mixed ratio of the gas and O2 ranges from about 3:1 to about 5:1.
- Referring now to FIG. 2C, the
thermal oxide film 15 is formed in thickness ranging from about 100 Å to about 140 Å at the trench. Thethermal oxide film 15 is formed on the trench by dry oxidization process using O2 or wet oxidization process using H2/O2 at the temperature ranging from about 700° C. to about 1100° C. - The
thermal oxide film 15 formed at the bottom of the trench is thinly formed since its deposition speed is slowed due tofluorine 14 remained at the bottom of the trench during the process shown in FIG. 2B. Thethermal oxide film 15 is necessarily required in the STI structure as an oxide film, by maintaining an interfacial characteristic with the silicon growth layer grown from silicon at the side and bottom of the trench, and an insulating material to be filled into the trench, so that leakage current can be lowered. - Referring now to FIG. 2D, the thermal oxide film at the bottom of the trench is removed by wet etch or dry etching process, thus remaining the
thermal oxide film 15 only at the sidewall of the trench in a spacer shape. At this time, as loss of thethermal oxide film 15 at the sidewall of the trench must be minimized, the etch time must be a minimum time so that the thermal oxide film at the bottom of the trench can be completely removed. - Referring now to FIG. 2E, silicon exposed at the bottom of the trench is grown by SEG method to form a
silicon growth layer 16. At this time, the surface of silicon is cleaned before silicon is grown. The SEG method includes CVD method using MS or DCS/H2/HCl gas. - The silicon surface cleaning process before silicon is cleaned is performed in two steps, wherein a first process is performed under the conditions of a temperature ranging from about 100° C. to about 130° C. and the ratio of H2SO4 to H2O2 ranging from about 3:1 to about 500:1 for a time period ranging from about 3 minutes to about 10 minutes, and a second process is performed under the conditions of temperature ranging from about 50° C. to about 100° C. and a pure water or a ratio of H2O to HF ranging from about 50:1 to about 500:1.
- When the SEG process is performed, the silicon surface cleaning process when is performed in-situ employs a rapid thermal process (RTP), wherein the SEG process is performed under the conditions of a temperature ranging from about 750° C. to about 850° C. and a pressure ranging from about 5 Torr to about 100 Torr using a DCS flow rate ranging from about 0.1 sccm to about 1 sccm, a H2 flow rate ranging from about 30 sccm to about 150 sccm and a HCl flow rate ranging from about 0 sccm to about 1 sccm. When a MS-H2-HC1 system is applied, the SEG process is performed under the same temperature and pressure using a MS flow rate ranging from about 0.1 sccm to about 1 sccm, a H2 flow rate ranging from about 30 sccm to about 150 sccm and a HCl flow rate ranging from about 0.5 sccm to about 5 sccm.
- The in-situ silicon surface cleaning process, when the SEG process is performed in the UHV-CVD equipment, is performed under vacuum atmosphere under that conditions of a temperature ranging from about 700° C. to about 750° C. and a pressure ranging from about 0.01 Torr to about 10 Torr for a time period ranging from about 10 seconds to about 200 seconds, wherein the SEG process is performed under the conditions of a temperature ranging from about 600° C. to about 750° C. and a pressure ranging from about 1 Torr to about 50 m Torr, using a Si2H6 flow rate ranging from about 1 sccm to about 20 sccm, a H2 flow rate ranging from about 0 sccm to about 100 sccm and a HCl flow rate ranging from about 0.01 sccm to about 5 sccm.
- At this time, considering the well region of the device, the
silicon growth layer 16 is formed below the well region. This is to prevent short of the well region and the device separation film region because the thickness of thethermal oxide film 15 formed at the sidewall of the trench is thin. - Referring now to FIG. 2F, an insulating
material 17 is filled on thesilicon growth layer 16 within the trench and is then flattened by chemical mechanical polishing process, thus forming a device separation film. - FIG. 3 is a TEM photography showing a cross-sectional view of the device separation film formed according to the disclosed method.
- It can be seen from FIG. 3 that the
thermal oxide film 15 is formed at the sidewall of the trench in a spacer shape and thesilicon growth layer 16 is normally formed, with thethermal oxide film 15 being completely removed at the bottom of the trench. - As mentioned above, according to the disclosed method, a thermal oxide film at the bottom of a trench is completely removed and a silicon growth layer having a normal shape is formed. Thus, it can improve an electrical characteristic of a device by fill an insulating material into the trench without voids.
- The disclosed method has been described with reference to a particular embodiment in connection with a particular application. Those having ordinary skill in the art and access to the teachings of the disclosed method will recognize additional modifications and applications within the scope thereof.
- It is therefore intended by the appended claims to cover any and all such applications, modifications, and embodiments within the scope of the disclosed method.
Claims (15)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2000-0037037A KR100401348B1 (en) | 2000-06-30 | 2000-06-30 | Method of forming a insulating layer in a semiconductor device |
KR2000-37037 | 2000-06-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020000610A1 true US20020000610A1 (en) | 2002-01-03 |
US6444518B2 US6444518B2 (en) | 2002-09-03 |
Family
ID=19675300
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/880,358 Expired - Lifetime US6444518B2 (en) | 2000-06-30 | 2001-06-13 | Method and manufacturing a device separation film in a semiconductor device |
Country Status (3)
Country | Link |
---|---|
US (1) | US6444518B2 (en) |
JP (1) | JP4394846B2 (en) |
KR (1) | KR100401348B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080081442A1 (en) * | 2006-10-02 | 2008-04-03 | Samsung Electronics Co. Ltd. | Methods of forming a pattern and methods of manufacturing a memory device using the same |
CN102244007A (en) * | 2011-07-22 | 2011-11-16 | 中国科学院半导体研究所 | Preparation of silicon-based gallium arsenide material by utilizing V-shaped groove |
CN102243994A (en) * | 2011-07-22 | 2011-11-16 | 中国科学院半导体研究所 | Method of growing silicon-based gallium arsenide material with inverted V-shaped silicon dioxide groove structure |
CN102263015A (en) * | 2011-07-22 | 2011-11-30 | 中国科学院半导体研究所 | Method for preparing silica-based gallium arsenide material structure applied to n-channel metal oxide semiconductor (nMOS) |
CN110534409A (en) * | 2019-08-02 | 2019-12-03 | 中国科学院微电子研究所 | The method of extension GaAs and semiconductor devices obtained on a kind of silicon substrate |
CN112289737A (en) * | 2020-12-25 | 2021-01-29 | 晶芯成(北京)科技有限公司 | Method for manufacturing semiconductor structure |
US11699727B2 (en) | 2020-07-13 | 2023-07-11 | Fuji Electric Co., Ltd. | Semiconductor device |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100428768B1 (en) * | 2001-08-29 | 2004-04-30 | 삼성전자주식회사 | Sti type semiconductor device and method of forming the same |
KR20040038119A (en) * | 2002-10-31 | 2004-05-08 | 주식회사 하이닉스반도체 | Method for forming the Isolation Layer of Semiconductor Device |
KR100474859B1 (en) * | 2002-11-05 | 2005-03-11 | 매그나칩 반도체 유한회사 | Method of forming an isolation layer in a semiconductor device |
KR100521450B1 (en) * | 2003-12-31 | 2005-10-12 | 동부아남반도체 주식회사 | Manufacturing method of sti film of semiconductor device |
KR100620707B1 (en) * | 2004-12-31 | 2006-09-13 | 동부일렉트로닉스 주식회사 | Method for Forming Shallow Trench Isolation of Semiconductor Device |
JP5112620B2 (en) | 2005-05-31 | 2013-01-09 | オンセミコンダクター・トレーディング・リミテッド | Compound semiconductor device |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4689656A (en) * | 1984-06-25 | 1987-08-25 | International Business Machines Corporation | Method for forming a void free isolation pattern and resulting structure |
JPH01274448A (en) * | 1988-04-26 | 1989-11-02 | Oki Electric Ind Co Ltd | Method for forming element isolating region |
US5236863A (en) * | 1992-06-01 | 1993-08-17 | National Semiconductor Corporation | Isolation process for VLSI |
US5994718A (en) * | 1994-04-15 | 1999-11-30 | National Semiconductor Corporation | Trench refill with selective polycrystalline materials |
US6124211A (en) * | 1994-06-14 | 2000-09-26 | Fsi International, Inc. | Cleaning method |
US5950106A (en) * | 1996-05-14 | 1999-09-07 | Advanced Micro Devices, Inc. | Method of patterning a metal substrate using spin-on glass as a hard mask |
KR100226488B1 (en) * | 1996-12-26 | 1999-10-15 | 김영환 | Isolation structure of semiconductor device and manufacturing method thereof |
DE19706682C2 (en) * | 1997-02-20 | 1999-01-14 | Bosch Gmbh Robert | Anisotropic fluorine-based plasma etching process for silicon |
US5869359A (en) * | 1997-08-20 | 1999-02-09 | Prabhakar; Venkatraman | Process for forming silicon on insulator devices having elevated source and drain regions |
US6020230A (en) * | 1998-04-22 | 2000-02-01 | Texas Instruments-Acer Incorporated | Process to fabricate planarized deep-shallow trench isolation having upper and lower portions with oxidized semiconductor trench fill in the upper portion and semiconductor trench fill in the lower portion |
TW396516B (en) * | 1998-09-14 | 2000-07-01 | United Microelectronics Corp | Process and pattern for shallow trench isolation |
-
2000
- 2000-06-30 KR KR10-2000-0037037A patent/KR100401348B1/en not_active IP Right Cessation
-
2001
- 2001-03-30 JP JP2001098068A patent/JP4394846B2/en not_active Expired - Fee Related
- 2001-06-13 US US09/880,358 patent/US6444518B2/en not_active Expired - Lifetime
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080081442A1 (en) * | 2006-10-02 | 2008-04-03 | Samsung Electronics Co. Ltd. | Methods of forming a pattern and methods of manufacturing a memory device using the same |
US7709356B2 (en) * | 2006-10-02 | 2010-05-04 | Samsung Electronics Co., Ltd. | Methods of forming a pattern and methods of manufacturing a memory device using the same |
CN102244007A (en) * | 2011-07-22 | 2011-11-16 | 中国科学院半导体研究所 | Preparation of silicon-based gallium arsenide material by utilizing V-shaped groove |
CN102243994A (en) * | 2011-07-22 | 2011-11-16 | 中国科学院半导体研究所 | Method of growing silicon-based gallium arsenide material with inverted V-shaped silicon dioxide groove structure |
CN102263015A (en) * | 2011-07-22 | 2011-11-30 | 中国科学院半导体研究所 | Method for preparing silica-based gallium arsenide material structure applied to n-channel metal oxide semiconductor (nMOS) |
CN110534409A (en) * | 2019-08-02 | 2019-12-03 | 中国科学院微电子研究所 | The method of extension GaAs and semiconductor devices obtained on a kind of silicon substrate |
CN110534409B (en) * | 2019-08-02 | 2022-07-29 | 中国科学院微电子研究所 | Method for epitaxial growth of GaAs on silicon substrate and semiconductor device manufactured by method |
US11699727B2 (en) | 2020-07-13 | 2023-07-11 | Fuji Electric Co., Ltd. | Semiconductor device |
CN112289737A (en) * | 2020-12-25 | 2021-01-29 | 晶芯成(北京)科技有限公司 | Method for manufacturing semiconductor structure |
Also Published As
Publication number | Publication date |
---|---|
JP2002033383A (en) | 2002-01-31 |
KR20020002751A (en) | 2002-01-10 |
KR100401348B1 (en) | 2003-10-11 |
US6444518B2 (en) | 2002-09-03 |
JP4394846B2 (en) | 2010-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7125783B2 (en) | Dielectric anti-reflective coating surface treatment to prevent defect generation in associated wet clean | |
US6261921B1 (en) | Method of forming shallow trench isolation structure | |
KR100870616B1 (en) | Methods of Forming Trench Isolation Regions | |
US7700455B2 (en) | Method for forming isolation structure in semiconductor device | |
US6727159B2 (en) | Method of forming a shallow trench isolation in a semiconductor substrate | |
US6074930A (en) | Method for forming a trench isolation structure comprising an interface treatment for trench liner and a subsequent annealing process | |
KR100224700B1 (en) | Isolation method of semiconductor device | |
US6884736B2 (en) | Method of forming contact plug on silicide structure | |
US6444518B2 (en) | Method and manufacturing a device separation film in a semiconductor device | |
US5981402A (en) | Method of fabricating shallow trench isolation | |
KR100399986B1 (en) | Method for Forming Shallow Trench Isolation | |
KR100518587B1 (en) | Fabrication Method for shallow trench isolation structure and microelectronic device having the same structure | |
US6727150B2 (en) | Methods of forming trench isolation within a semiconductor substrate including, Tshaped trench with spacers | |
US6258697B1 (en) | Method of etching contacts with reduced oxide stress | |
US7795151B2 (en) | Methods of forming a trench having side surfaces including a uniform slope | |
US6503815B1 (en) | Method for reducing stress and encroachment of sidewall oxide layer of shallow trench isolation | |
JP2005051265A (en) | Iii-v semiconductor gate structure and manufacturing method of the same | |
KR100475025B1 (en) | Forming method for field oxide of semiconductor device | |
JPH1041389A (en) | Manufacture of semiconductor device | |
JP2000100926A (en) | Semiconductor device and manufacture thereof | |
KR100979230B1 (en) | The method for forming shall trench isolation in semiconductor device | |
US20030194870A1 (en) | Method for forming sidewall oxide layer of shallow trench isolation with reduced stress and encroachment | |
US7981800B1 (en) | Shallow trench isolation structures and methods for forming the same | |
KR100732737B1 (en) | Method for forming isolation layer of semiconductor device | |
KR100868656B1 (en) | Method for fabricating semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., KOREA, R Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JANG, MIN SIK;KI, YOUNG JONG;REEL/FRAME:012133/0271 Effective date: 20010525 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAT HOLDER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: LTOS); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
AS | Assignment |
Owner name: SK HYNIX INC., KOREA, REPUBLIC OF Free format text: CHANGE OF NAME AND ADDRESS;ASSIGNOR:HYNIX SEMICONDUCTOR INC.;REEL/FRAME:030490/0258 Effective date: 20120402 Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:HYUNDAI ELECTRONICS INDUSTRIES CO., LTD;REEL/FRAME:030490/0238 Effective date: 20010406 Owner name: INTELLECTUAL DISCOVERY CO. LTD., KOREA, REPUBLIC O Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SK HYNIX INC.;REEL/FRAME:030471/0480 Effective date: 20130319 |
|
FPAY | Fee payment |
Year of fee payment: 12 |