US20010055868A1 - Apparatus and method for metal layer streched conducting plugs - Google Patents
Apparatus and method for metal layer streched conducting plugs Download PDFInfo
- Publication number
- US20010055868A1 US20010055868A1 US09/909,225 US90922501A US2001055868A1 US 20010055868 A1 US20010055868 A1 US 20010055868A1 US 90922501 A US90922501 A US 90922501A US 2001055868 A1 US2001055868 A1 US 2001055868A1
- Authority
- US
- United States
- Prior art keywords
- conducting
- regions
- layer
- plugs
- insulating layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 20
- 229910052751 metal Inorganic materials 0.000 title claims description 11
- 239000002184 metal Substances 0.000 title claims description 11
- 230000008878 coupling Effects 0.000 claims abstract description 8
- 238000010168 coupling process Methods 0.000 claims abstract description 8
- 238000005859 coupling reaction Methods 0.000 claims abstract description 8
- 229910052782 aluminium Inorganic materials 0.000 claims description 9
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 9
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 9
- 229910052721 tungsten Inorganic materials 0.000 claims description 9
- 239000010937 tungsten Substances 0.000 claims description 9
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 8
- 239000004020 conductor Substances 0.000 claims description 7
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 6
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 6
- 229910052802 copper Inorganic materials 0.000 claims description 6
- 239000010949 copper Substances 0.000 claims description 6
- 239000000758 substrate Substances 0.000 claims description 6
- 239000010936 titanium Substances 0.000 claims description 6
- 229910052719 titanium Inorganic materials 0.000 claims description 6
- 239000000463 material Substances 0.000 claims description 5
- 238000000059 patterning Methods 0.000 claims description 3
- 229910052710 silicon Inorganic materials 0.000 claims description 3
- 239000010703 silicon Substances 0.000 claims description 3
- 239000011810 insulating material Substances 0.000 claims description 2
- 230000015572 biosynthetic process Effects 0.000 abstract 1
- 229910021332 silicide Inorganic materials 0.000 description 6
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 238000010420 art technique Methods 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76885—By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
- H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28114—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor characterised by the sectional shape, e.g. T, inverted-T
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/26—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device including materials for absorbing or reacting with moisture or other undesired substances, e.g. getters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/535—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
- H01L29/4925—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
- H01L29/4941—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement with a barrier layer between the silicon and the metal or metal silicide upper layer, e.g. Silicide/TiN/Polysilicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- This invention relates generally to integrated circuits and, more particularly, to the layers of conducting paths that are used to connect electrically selected regions of the circuit.
- metal_ 0 In order to increase the circuit density, damascene tungsten technology is currently being implemented to form the layer of conducting paths electrically coupling moat and gate electrodes, this layer of conducting paths generally being referred to as Metal_ 0 .
- the next conducting path metal layer generally referred to a Metal_ 1 , is electrically coupled to the Metal_ 0 layer by means of holes or vias formed in an intervening dielectric layer, that are filled with a conducting material.
- the procedure to form the Metal_ 0 layer requires an additional masking step when compared to a integrated circuit which does not require a procedure for including the Metal_ 0 layer.
- FIG. 1A through FIG. 1C the prior art technique for providing a Metal_ 0 conducting path between adjacent regions is illustrated.
- FIG. 1A several of the steps in the fabrication of semiconductor device have been completed.
- the n+ doped regions 5 , silicide layers 6 , and shallow trench isolation regions 4 have been formed in the substrate 2 .
- a polysilicon region 8 formed over a portion of the trench isolation region 4 is shown in FIG. 1A through FIG. 1C.
- the polysilicon region 8 is enclosed by a silicide layer 7 and by insulator sidewalls 9 .
- a silicon nitride layer 11 and silicon oxide layer 12 is formed.
- the oxide layer 12 is planarized.
- vias are etched through the silicon oxide layer 12 , through the silicon nitride layer 11 until selected portions of the silicide layers 6 and 7 are exposed.
- the vias are lined with titanium nitride 13 and filled with tungsten.
- the structure is planarized to expose the silicon oxide layer 12 , and the resulting conducting plugs 14 and 14 ′ are called first plugs.
- one of the first conducting plugs 14 ′ is expanded to expose conducting areas from a silicide region over moat 6 to a silicide region over the polysilicon region 7 and therefore the conducting plug 14 ′ provides and electrical short circuit between the moat region 6 and the polysilicon region 7 .
- FIG. 1B one of the first conducting plugs 14 ′ is expanded to expose conducting areas from a silicide region over moat 6 to a silicide region over the polysilicon region 7 and therefore the conducting plug 14 ′ provides and electrical short circuit between the moat region 6 and the polysilicon region 7 .
- a second oxide layer 15 is formed over the first oxide layer 12 and the conducting plugs 14 .
- Vias are formed in the oxide layer 15 , exposing conducting plugs 14 .
- the vias filled with tungsten and the structure planarized to expose oxide layer 15 , resulting in conducting plugs 16 .
- the resulting conducting plugs 16 are generally referred to as the second conducting plugs.
- an aluminum layer 17 is formed on oxide layer 15 and the second plugs 16 .
- the aluminum layer 17 is patterned to provide conducting paths 17 electrically coupling selected silicide regions 6 and 7 through conducting plugs 14 and conducting plugs 16 to form the metal_ 1 (interconnect) layer.
- FIG. 1A, FIG. 1B, and FIG. 1C illustrate the fabrication of an interconnect structure according to the prior art.
- FIG. 2A, FIG. 2B, and FIG. 2C illustrate the fabrication of an interconnect structure according to the present invention.
- FIG. 2A through FIG. 2C the technique for fabricating an interconnect structure, according to the present invention, is shown.
- FIG. 2A and FIG. 2B replicate FIG. 1A and FIG. 1B, respectively.
- the process shown in FIG. 2C illustrates the divergence from the prior art.
- the conducting plugs 14 and 14 ′ and the oxide layer 12 are planarized.
- an aluminum layer 27 is formed and patterned to provide the metal_ 1 interconnect layer.
- the present invention eliminates the need for a second oxide layer 15 and the associated conducting plugs 16 .
- the conducting region 14 ′ becomes a sketched (as compared to 14 ) conducting plug.
- this elimination of processing steps is provided at the expense of a limitation in the patterning of the metal_ 1 layer 27 .
- the metal_ 1 layer 27 conducting paths are not permitted on the exposed portion of plug 14 ′.
- the substrate region can be fabricated from silicon or any other suitable insulating material.
- the isolated conducting regions that the expanded conducting plug electrically couples can be diffused regions, gate regions, silicided diffused regions, silicided gates and metal regions or combinations thereof.
- the first conducting layer i.e., the layer with the expanded conducting plugs can be comprised of at least one conducting material selected from the group that includes titanium, titanium nitride, tungsten, aluminum, and copper.
- the second conducting layer i.e., the metal_ 1 layer, can be comprised of at least one of the conducting material selected from the group consisting of titanium, titanium nitride, tungsten, aluminum and copper.
- planarization of specified layers can be accomplished by various techniqes, for example, by chemical mechanical polishing (CMP), by an etch-back process, etc.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
To provide a conducting path between the metal— 0 layer and a metal— 1 interconnect layer, two layers with conducting plugs were necessary in the prior art. In the present invention, the conducting regions electrically coupling two regions of the integrated circuit are formed at the same time as the formation of the conducting plugs coupling selected portions of the integrated circuit with the metal— 1 interconnect layer. The conducting regions, as with the conducting plugs, extend to surface of the insulating layer upon which the metal— 1 interconnect paths are patterned. Using this technique, process steps required in the prior art can be eliminated. This process has the limitation that the metal— 1 interconnect layer can not be formed over the conducting regions.
Description
- 1. Field of the Invention
- This invention relates generally to integrated circuits and, more particularly, to the layers of conducting paths that are used to connect electrically selected regions of the circuit.
- 2. Description of the Prior Art
- In order to increase the circuit density, damascene tungsten technology is currently being implemented to form the layer of conducting paths electrically coupling moat and gate electrodes, this layer of conducting paths generally being referred to as Metal_0. The next conducting path metal layer, generally referred to a Metal_1, is electrically coupled to the Metal_0 layer by means of holes or vias formed in an intervening dielectric layer, that are filled with a conducting material. The procedure to form the Metal_0 layer requires an additional masking step when compared to a integrated circuit which does not require a procedure for including the Metal_0 layer.
- Referring to FIG. 1A through FIG. 1C, the prior art technique for providing a Metal_0 conducting path between adjacent regions is illustrated. In FIG. 1A, several of the steps in the fabrication of semiconductor device have been completed. The n+ doped
regions 5,silicide layers 6, and shallowtrench isolation regions 4 have been formed in thesubstrate 2. Apolysilicon region 8 formed over a portion of thetrench isolation region 4 is shown in FIG. 1A through FIG. 1C. Thepolysilicon region 8 is enclosed by asilicide layer 7 and byinsulator sidewalls 9. Asilicon nitride layer 11 andsilicon oxide layer 12 is formed. Theoxide layer 12 is planarized. In FIG. 1B, vias are etched through thesilicon oxide layer 12, through thesilicon nitride layer 11 until selected portions of thesilicide layers titanium nitride 13 and filled with tungsten. The structure is planarized to expose thesilicon oxide layer 12, and the resulting conductingplugs plugs 14′ is expanded to expose conducting areas from a silicide region over moat 6 to a silicide region over thepolysilicon region 7 and therefore the conductingplug 14′ provides and electrical short circuit between themoat region 6 and thepolysilicon region 7. In FIG. 1C, again combining several steps, asecond oxide layer 15 is formed over thefirst oxide layer 12 and the conductingplugs 14. Vias are formed in theoxide layer 15, exposing conductingplugs 14. The vias filled with tungsten and the structure planarized to exposeoxide layer 15, resulting in conductingplugs 16. The resulting conductingplugs 16 are generally referred to as the second conducting plugs. Next analuminum layer 17 is formed onoxide layer 15 and thesecond plugs 16. Thealuminum layer 17 is patterned to provide conductingpaths 17 electrically coupling selectedsilicide regions plugs 14 and conductingplugs 16 to form the metal_1 (interconnect) layer. Note that this prior art scheme allowsmetal conducting paths 17 to be positioned over plugs 14 (overplug 14′ without shorting it by not having aplug 16 betweenmetal conducting paths 17 and theplug 14′. Because of the complexity of the interconnections required between the integrated circuit elements, additional metal layers must typically be added to provide the requisite conducting paths between the integrated circuit elements. - As will be clear to those skilled in the art, a need has been felt for a technique to reduce the number of process steps required to implement the interconnect structure.
- The aforementioned and other features are accomplished, according to the present invention, by eliminating the requirement for the second metal plugs, thereby reducing the number of process steps to fabricate the structure.
- These and other features of the present invention will be understood upon the reading of the following description in conjunction with the Figures.
- FIG. 1A, FIG. 1B, and FIG. 1C illustrate the fabrication of an interconnect structure according to the prior art.
- FIG. 2A, FIG. 2B, and FIG. 2C illustrate the fabrication of an interconnect structure according to the present invention.
- 1. Detailed Description of the Drawings
- Referring to FIG. 2A through FIG. 2C, the technique for fabricating an interconnect structure, according to the present invention, is shown. FIG. 2A and FIG. 2B replicate FIG. 1A and FIG. 1B, respectively. The process shown in FIG. 2C illustrates the divergence from the prior art. In FIG. 2C, the conducting
plugs oxide layer 12 are planarized. Thereafter, analuminum layer 27 is formed and patterned to provide the metal_1 interconnect layer. - 2. Operation of the Preferred Embodiment(s)
- Comparing FIG. 1C and to FIG. 2C, the present invention eliminates the need for a
second oxide layer 15 and the associated conducting plugs 16. The conductingregion 14′ becomes a sketched (as compared to 14) conducting plug. However, this elimination of processing steps is provided at the expense of a limitation in the patterning of themetal_1 layer 27. Specifically, themetal_1 layer 27 conducting paths are not permitted on the exposed portion ofplug 14′. - While the invention has been described with particular reference to the preferred embodiment, it will be understood by those skilled in the art that various changes may be made and equivalents substituted for elements of the preferred embodiment without departing from the invention. In addition, many modifications may be made to adapt a particular situation and material to a teaching of the present invention without departing from the essential teachings of the present invention. For example, the substrate region can be fabricated from silicon or any other suitable insulating material. Similarly, the isolated conducting regions that the expanded conducting plug electrically couples can be diffused regions, gate regions, silicided diffused regions, silicided gates and metal regions or combinations thereof. The first conducting layer, i.e., the layer with the expanded conducting plugs can be comprised of at least one conducting material selected from the group that includes titanium, titanium nitride, tungsten, aluminum, and copper. The second conducting layer, i.e., the metal_1 layer, can be comprised of at least one of the conducting material selected from the group consisting of titanium, titanium nitride, tungsten, aluminum and copper. As will be clear to those skilled in the art, planarization of specified layers can be accomplished by various techniqes, for example, by chemical mechanical polishing (CMP), by an etch-back process, etc.
- As is evident from the foregoing discussion, certain is aspects of the invention are not limited to the particular details of the examples illustrated, and it is therefore contemplated that other modifications and applications will occur to those skilled in the art. It is accordingly intended that the claims shall cover all modifications and applications as do not depart from the spirit and scope of the invention.
Claims (14)
1. A metal interconnect structure for providing a conducting path between electrically isolated conducting regions in an integrated circuit, said conducting regions having an insulating layer formed thereon, said structure comprising:
a first conducting layer comprising a plurality of conducting plugs of first conducting material formed through said insulating layer, said plugs forming an electrical contact with said electrically isolated conducting regions, wherein at least one of said plugs forms an electrical contact with at least two of said isolated conducting regions; and
a patterned layer of a second conducting material formed on said insulating layer, said patterned layer electrically coupling selected plugs.
2. The structure of further comprising:
claim 1
a second insulating layer over said patterned layer;
a second plurality of conducting plugs formed through said second insulating layer, said second plurality of conducting plugs electrically contacting selected regions of said patterned layer; and
a second patterned layer of conducting material formed on said second insulating layer, said second patterned electrically layer electrically coupling selected second plurality of conducting plugs.
3. The structure of wherein a substrate, upon which said integrated circuit is formed, is comprised of silicon.
claim 1
4. The structure of wherein a substrate, upon which said integrated circuit is formed, is comprised of an insulating layer.
claim 1
5. The structure of wherein said isolated conducting regions are comprised of diffused regions, gate regions, silicided diffused regions, silicided gate regions and metal regions or combinations thereof.
claim 1
6. The structure of wherein said first conducting layer comprises at least one sublayer, each sublayer including at least one material selected from the group consisting of titanium. Titanium nitride, tungsten, aluminum, and copper.
claim 1
7. The structure of in which said first patterned layer consists of at least one material selected from the group consisting of titanium, titanium nitride, tungsten, aluminum, and copper.
claim 1
8. The method of forming a metal interconnect structure in an integrated circuit device, said integrated circuit device having a electrically conducting isolated regions formed thereon, said method comprising the steps of:
forming an insulating layer on said electrically conducting isolated regions;
forming holes through said insulating layer exposing selected electrically conducting isolated regions, wherein at least one of the holes exposes at least two electrically conducting isolated regions;
forming a first conducting layer by filling said holes with a conducting material to form conducting plugs;
forming and patterning a second conducting layer on said first conducting layer and said insulating layer, said second conducting layer electrically coupling preselected conducting plugs.
9. The method of further comprising the steps of forming a second insulating layer over said insulating layer and said second conducting layer;
claim 8
forming holes in said second insulating layer to expose predetermined regions of said second conducting regions;
filling said holes to form second conducting plugs, said conducting plugs electrically contacts said predetermined regions; and
forming and patterning a third conducting layer on said second insulating layer and said second conducting plugs, said third conducting layer electrically coupling preestablished second conducting plugs.
10. The method of further comprising the step of fabricating a substrate, upon which said integrated circuit is formed, from silicon.
claim 8
11. The method of further comprising the step of fabricating a substrate, upon which said integrated circuit is formed, from an insulating material.
claim 8
12. The method of further comprising the step of fabricating said isolated conducting regions from at least one of the group consisting of diffused regions, gate regions, silicided diffused regions, silicided gates regions, and metal regions.
claim 8
13. The method of wherein said step of forming a first conducting layer includes the step of forming said first conducting layer by forming at least one layer from the group of materials consisting of titanium, titanium nitride, tungsten, aluminum, and copper.
claim 8
14. The method of wherein said the step of fabricating said second conducting layer includes the step of fabricating said second conducting layer from at least one of the group of materials consisting of titanium, titanium nitride, tungsten, aluminum, and copper.
claim 8
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/909,225 US20010055868A1 (en) | 1998-05-22 | 2001-07-19 | Apparatus and method for metal layer streched conducting plugs |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US8643798P | 1998-05-22 | 1998-05-22 | |
US09/096,010 US6355983B2 (en) | 1997-05-20 | 1998-06-10 | Surface modified interconnects |
US09/311,502 US20010045653A1 (en) | 1998-05-22 | 1999-05-13 | Apparatus and method for metal layer streched conducting plugs |
US09/909,225 US20010055868A1 (en) | 1998-05-22 | 2001-07-19 | Apparatus and method for metal layer streched conducting plugs |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/096,012 Division US6373088B2 (en) | 1997-06-16 | 1998-06-10 | Edge stress reduction by noncoincident layers |
Publications (1)
Publication Number | Publication Date |
---|---|
US20010055868A1 true US20010055868A1 (en) | 2001-12-27 |
Family
ID=27375400
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/909,225 Abandoned US20010055868A1 (en) | 1998-05-22 | 2001-07-19 | Apparatus and method for metal layer streched conducting plugs |
US10/008,143 Expired - Lifetime US6566211B2 (en) | 1997-06-11 | 2001-11-08 | Surface modified interconnects |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/008,143 Expired - Lifetime US6566211B2 (en) | 1997-06-11 | 2001-11-08 | Surface modified interconnects |
Country Status (1)
Country | Link |
---|---|
US (2) | US20010055868A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180331045A1 (en) * | 2017-05-09 | 2018-11-15 | Semiconductor Components Industries, Llc | Variable resistance vias and related methods |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6426286B1 (en) * | 2000-05-19 | 2002-07-30 | Lsi Logic Corporation | Interconnection system with lateral barrier layer |
US20030194877A1 (en) * | 2002-04-16 | 2003-10-16 | Applied Materials, Inc. | Integrated etch, rinse and dry, and anneal method and system |
US7096450B2 (en) | 2003-06-28 | 2006-08-22 | International Business Machines Corporation | Enhancement of performance of a conductive wire in a multilayered substrate |
US7368781B2 (en) * | 2003-12-31 | 2008-05-06 | Intel Corporation | Contactless flash memory array |
US7147908B2 (en) * | 2004-10-13 | 2006-12-12 | Hewlett-Packard Development Company, L.P. | Semiconductor package with getter formed over an irregular structure |
US7923362B2 (en) * | 2005-06-08 | 2011-04-12 | Telefunken Semiconductors Gmbh & Co. Kg | Method for manufacturing a metal-semiconductor contact in semiconductor components |
US7780862B2 (en) * | 2006-03-21 | 2010-08-24 | Applied Materials, Inc. | Device and method for etching flash memory gate stacks comprising high-k dielectric |
US8722547B2 (en) * | 2006-04-20 | 2014-05-13 | Applied Materials, Inc. | Etching high K dielectrics with high selectivity to oxide containing layers at elevated temperatures with BC13 based etch chemistries |
US20090032958A1 (en) * | 2007-08-03 | 2009-02-05 | Micron Technology, Inc. | Intermetallic conductors |
US8076778B2 (en) * | 2009-09-30 | 2011-12-13 | Macronix International Co., Ltd. | Method for preventing Al-Cu bottom damage using TiN liner |
US8124426B2 (en) * | 2010-01-06 | 2012-02-28 | International Business Machines Corporation | Tunnel junction via |
US9704804B1 (en) | 2015-12-18 | 2017-07-11 | Texas Instruments Incorporated | Oxidation resistant barrier metal process for semiconductor devices |
JP7453758B2 (en) * | 2019-07-31 | 2024-03-21 | 株式会社村田製作所 | coil parts |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5321211A (en) | 1992-04-30 | 1994-06-14 | Sgs-Thomson Microelectronics, Inc. | Integrated circuit via structure |
US5360995A (en) | 1993-09-14 | 1994-11-01 | Texas Instruments Incorporated | Buffered capped interconnect for a semiconductor device |
JPH08107087A (en) | 1994-10-06 | 1996-04-23 | Mitsubishi Electric Corp | Semiconductor device and manufacture thereof |
EP0720228B1 (en) * | 1994-12-29 | 2002-07-10 | STMicroelectronics, Inc. | Method of making a semiconductor connection structure |
KR0159016B1 (en) | 1995-06-28 | 1999-02-01 | 김주용 | Method of manufacturing insulation film inter metal wire in a semiconductor device |
US5814560A (en) | 1995-11-29 | 1998-09-29 | Advanced Micro Devices, Inc. | Metallization sidewall passivation technology for deep sub-half micrometer IC applications |
US5994220A (en) * | 1996-02-02 | 1999-11-30 | Micron Technology, Inc. | Method for forming a semiconductor connection with a top surface having an enlarged recess |
US5700718A (en) | 1996-02-05 | 1997-12-23 | Micron Technology, Inc. | Method for increased metal interconnect reliability in situ formation of titanium aluminide |
US6077774A (en) | 1996-03-29 | 2000-06-20 | Texas Instruments Incorporated | Method of forming ultra-thin and conformal diffusion barriers encapsulating copper |
JPH09292285A (en) * | 1996-04-30 | 1997-11-11 | Yamaha Corp | Measuring method of substrate temperature |
US5913147A (en) | 1997-01-21 | 1999-06-15 | Advanced Micro Devices, Inc. | Method for fabricating copper-aluminum metallization |
US6074943A (en) | 1997-04-16 | 2000-06-13 | Texas Instruments Incorporated | Sidewalls for guiding the via etch |
US5969422A (en) | 1997-05-15 | 1999-10-19 | Advanced Micro Devices, Inc. | Plated copper interconnect structure |
US6091148A (en) | 1997-09-10 | 2000-07-18 | Micron Technology Inc | Electrical connection for a semiconductor structure |
US6054768A (en) | 1997-10-02 | 2000-04-25 | Micron Technology, Inc. | Metal fill by treatment of mobility layers |
TW362261B (en) | 1997-12-13 | 1999-06-21 | United Microelectronics Corp | Manufacturing method of contact plugs |
KR100333382B1 (en) * | 1999-06-24 | 2002-04-18 | 박종섭 | Method for forming multi-level metal interconnection of semiconductor device |
-
2001
- 2001-07-19 US US09/909,225 patent/US20010055868A1/en not_active Abandoned
- 2001-11-08 US US10/008,143 patent/US6566211B2/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180331045A1 (en) * | 2017-05-09 | 2018-11-15 | Semiconductor Components Industries, Llc | Variable resistance vias and related methods |
Also Published As
Publication number | Publication date |
---|---|
US6566211B2 (en) | 2003-05-20 |
US20020038911A1 (en) | 2002-04-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6174803B1 (en) | Integrated circuit device interconnection techniques | |
US6140238A (en) | Self-aligned copper interconnect structure and method of manufacturing same | |
US6686247B1 (en) | Self-aligned contacts to gates | |
KR100514673B1 (en) | Method of manufacturing NAND flash memory device | |
JPH05218340A (en) | Manufacture of self-aligned contact and vertical interbonded part with reference to integrated circuit and device formed by said manufacture | |
US5100838A (en) | Method for forming self-aligned conducting pillars in an (IC) fabrication process | |
US20010055868A1 (en) | Apparatus and method for metal layer streched conducting plugs | |
US5223456A (en) | High density local interconnect in an integrated circit using metal silicide | |
US8931169B2 (en) | Methods of fabricating components for microelectronic devices | |
US20070117327A1 (en) | Methods of forming integrated circuit devices having a resistor pattern and plug pattern that are made from a same material | |
US6362023B1 (en) | Dielectric-based anti-fuse cell with polysilicon contact plug and method for its manufacture | |
US5970375A (en) | Semiconductor fabrication employing a local interconnect | |
KR100615658B1 (en) | Buried local interconnect | |
US20040175924A1 (en) | Semiconductor device having resistor and method of fabricating the same | |
US20040089915A1 (en) | Semiconductor device with fuses | |
US6399480B1 (en) | Methods and arrangements for insulating local interconnects for improved alignment tolerance and size reduction | |
KR20050112394A (en) | Semiconductor device having resistor and method of fabricating the same | |
US6054389A (en) | Method of forming metal conducting pillars | |
US6261960B1 (en) | High density contacts having rectangular cross-section for dual damascene applications | |
US20010045653A1 (en) | Apparatus and method for metal layer streched conducting plugs | |
KR100311842B1 (en) | Device contact structure and method for fabricating same | |
US7977797B2 (en) | Integrated circuit with contact region and multiple etch stop insulation layer | |
US6037244A (en) | Method of manufacturing a semiconductor device using advanced contact formation | |
US6426263B1 (en) | Method for making a merged contact window in a transistor to electrically connect the gate to either the source or the drain | |
US6590265B2 (en) | Semiconductor device with sidewall spacers having minimized area contacts |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |