US20010046731A1 - Semiconductor device architectures including UV transmissive nitride layers - Google Patents
Semiconductor device architectures including UV transmissive nitride layers Download PDFInfo
- Publication number
- US20010046731A1 US20010046731A1 US09/895,594 US89559401A US2001046731A1 US 20010046731 A1 US20010046731 A1 US 20010046731A1 US 89559401 A US89559401 A US 89559401A US 2001046731 A1 US2001046731 A1 US 2001046731A1
- Authority
- US
- United States
- Prior art keywords
- silicon nitride
- layer
- gate
- forming
- gate stack
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims description 31
- 150000004767 nitrides Chemical class 0.000 title description 3
- 229910052581 Si3N4 Inorganic materials 0.000 claims abstract description 55
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims abstract description 55
- 238000005538 encapsulation Methods 0.000 claims abstract description 25
- 230000005855 radiation Effects 0.000 claims abstract description 16
- 239000000463 material Substances 0.000 claims abstract description 15
- 239000000758 substrate Substances 0.000 claims abstract description 13
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 40
- 238000000034 method Methods 0.000 claims description 38
- 239000012212 insulator Substances 0.000 claims description 27
- 230000008569 process Effects 0.000 claims description 27
- 235000012239 silicon dioxide Nutrition 0.000 claims description 20
- 239000000377 silicon dioxide Substances 0.000 claims description 20
- 238000002955 isolation Methods 0.000 claims description 13
- 238000002834 transmittance Methods 0.000 claims description 8
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 claims description 6
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 6
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 5
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims description 4
- 229920005591 polysilicon Polymers 0.000 claims description 4
- 229910000077 silane Inorganic materials 0.000 claims description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 3
- 229910052782 aluminium Inorganic materials 0.000 claims description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 3
- 229910021529 ammonia Inorganic materials 0.000 claims description 3
- 229910052802 copper Inorganic materials 0.000 claims description 3
- 239000010949 copper Substances 0.000 claims description 3
- 229910052757 nitrogen Inorganic materials 0.000 claims description 3
- 229910052697 platinum Inorganic materials 0.000 claims description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 3
- 229910052721 tungsten Inorganic materials 0.000 claims description 3
- 239000010937 tungsten Substances 0.000 claims description 3
- 239000004020 conductor Substances 0.000 claims 2
- 230000015572 biosynthetic process Effects 0.000 abstract description 9
- 230000005540 biological transmission Effects 0.000 abstract 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 5
- 238000005530 etching Methods 0.000 description 4
- 238000000151 deposition Methods 0.000 description 3
- 238000009413 insulation Methods 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/972—Stored charge erasure
Definitions
- This invention relates in general to the field of electronic devices and, more particularly, to improved architectures for semiconductor devices that include nitride layers that are transmissive to ultraviolet radiation.
- EEPROM electrically erasable programmable read only memory
- UV EPROM devices typically utilize a floating gate that stores charge representative of data stored by the memory device. This charge is placed on the floating gate through operations that result in charge injection onto the floating gate. The charge is removed from the gate electrically or the memory cell is erased by exposing the
- a semiconductor device architecture is provided that substantially eliminates or reduces disadvantages associated with prior architectures and methods of construction.
- a semiconductor device architecture comprising a floating gate formed outwardly from an outer surface of a semiconductor layer.
- a control gate is formed outwardly from the floating gate and separated therefrom by an interstitial insulator layer.
- the control gate and floating gate are covered by a silicon nitride encapsulation layer that comprises silicon nitride that exhibits a refractive index of less than 2.0 such that the transmittance of the silicon nitride material with respect to ultraviolet radiation is sufficient to allow for the erasure of charge stored on the floating gate by the radiation of the floating gate with ultraviolet radiation.
- a silicon nitride etch stop layer can be used to completely encapsulate a gate structure for a flash memory or EEPROM device.
- the silicon nitride etch stop layer can be used to form the drain or bit line contact to the device and allows this contact to be spaced very close to the region occupied by the gate.
- the silicon nitride layer can be used to prevent the etching of the field oxide material surrounding the active moat area of an integrated device. This prevents the drain or bit line contact of a memory device from directly contacting the semiconductor substrate material within the active region of the device.
- FIG. 1 is a greatly enlarged cross-sectional elevational diagram of a transistor constructed according to the teachings of the present invention.
- FIGS. 2 A through 2 C are selected cross-sectional and planer views of an alternate embodiment of a transistor constructed according to the teachings of the present invention.
- FIG. 1 illustrates a transistor, indicated generally at 10 , that is formed on the outer surface of a semiconductor substrate 12 .
- Semiconductor substrate 12 may comprise, for example, a wafer of single crystalline silicon or other suitable semiconductor material.
- a gate oxide layer 14 is formed on an outer surface of substrate 12 .
- Gate oxide layer 14 may comprise, for example, a layer of silicon dioxide that is grown to be on the order of 90 Angstroms in thickness.
- gate oxide layer 14 may comprise silicon nitride or combinations of layers of silicon dioxide and silicon nitride.
- Transistor 10 is controlled through the operation of a gate stack indicated generally at 16 that comprises a floating gate 18 , a control gate 20 , and an outer encapsulation layer 22 .
- Control gate 20 and floating gate 18 are separated by an interstitial insulator layer 24 .
- Floating gate 18 is formed from a layer of polysilicon which is on the order of 1500 Angstroms in thickness.
- Interstitial insulator layer 24 may comprise a first layer of silicon dioxide, a layer of silicon nitride, and a second layer of silicon dioxide with all three layers being on the order of 60 Angstroms in thickness.
- interstitial insulator layer 24 may comprise a homogenous layer of silicon dioxide or silicon nitride or other combinations of these layers.
- the control gate 20 may comprise a layer of polycrystalline silicon on the order of 2500 Angstroms in thickness and may also comprise tungsten silicide layers or other like materials.
- the floating gate 18 and the control gate 20 are both doped either in situ as they are formed or after they are formed with sufficient amounts of impurities to render them conductive.
- Outer encapsulation layer 22 comprises a layer of silicon nitride on the order of 1000 Angstroms in thickness.
- the layers from which floating gate 18 , interstitial insulator layer 24 , control gate 20 and outer encapsulation layer 22 are formed are all deposited or grown outwardly from gate insulator layer 14 .
- the entire structure can then be patterned, masked and etched using conventional photolithographic techniques.
- a layer of silicon nitride is conformably deposited covering gate stack 16 and the outer surface of gate insulator layer 14 .
- This layer is on the order of 1,000 Angstroms in thickness.
- This layer is anisotropically etched until the outer surface of gate oxide layer 14 is exposed leaving sidewalk bodies 26 and 28 disposed on opposite sidewalls of the gate stack 16 .
- Sidewalk bodies 26 and 28 will be something less than 1000 Angstroms in width after the anisotropic etch process is completed and typically will be on the order of 800 or 900 Angstroms in width if the initial thickness is chosen to be 1000 Angstroms.
- ion plantation processes are used to form a source region 30 and a drain region 32 .
- the drain region 32 will be connected to the bit line of the array and the control gate 20 will be connected to the word line of the array.
- the source region 30 will be electrically connected and shared with adjacent memory cells.
- the source region 30 and the drain region 32 define a channel region, indicated generally at 34 , in the outer surface of substrate 12 .
- the conductance of the channel region 34 is controlled by placing a voltage on the control gate 20 .
- the conductance is further controlled by whether or not a sufficient amount of charge is trapped within the floating gate 18 .
- control gate 20 and the floating gate 18 are completely encapsulated by silicon nitride sidewalk bodies 26 and 28 and outer encapsulation layer 22 . Together, these structures form a silicon nitride encapsulation shell that will prevent later etch processes from inadvertently attacking the polysilicon used to form the control gate 20 and the floating gate 18 .
- Interlevel isolation layer 36 is then deposited covering the entire gate stack 16 and the sidewalk bodies 26 and 28 .
- Interlevel isolation layer 36 may comprise on the order of 9000 Angstroms of silicon dioxide.
- Interlevel isolation layer 36 is then patterned and etched to form a contact opening indicated generally at 38 .
- a drain contact 40 is then formed in opening 38 to provide electrical contact to the drain region 32 .
- additional processes are utilized to form a titanium silicide layer on the outer surface of drain region 32 to reduce the contact resistance between drain contact 40 and drain region 32 .
- Drain contact 40 may comprise, for example, tungsten, aluminum, platinum, or copper.
- the etch process used to form opening 38 can be designed to be selective to silicon nitride relative to silicon dioxide.
- the etch chemistry used to form opening 38 will remove the silicon dioxide comprising interlevel isolation layer 36 without substantially removing the silicon nitride forming sidewalk body 28 or outer encapsulation layer 22 .
- the opening 38 can be advantageously placed extremely close to and even overlapping with the control gate 20 and floating gate 18 .
- the ability to closely place the drain contact 40 relative to the gate stack 16 provides for the overall reduction in the dimension of the memory cell formed by transistor 10 .
- a reduction in the cell size of each memory cell means a correspondingly larger reduction in the size of the entire memory array.
- transistor 10 utilizes the floating gate 18 that is erased by exposing the floating gate 18 to ultraviolet radiation.
- the silicon nitride encapsulation shell formed by sidewalk bodies 26 and 28 and layer 22 must have a sufficient ultraviolet transmittance to allow for the erasure of the floating gate 18 .
- This can be accomplished by altering the conventional way that silicon nitride is deposited. Normal silicon nitride will have a refractive index between 2.0 and 2.1.
- the refractive index can be reduced to less than 2.0 and can be reduced as low as 1.86. In this manner, ultraviolet transmittance of up to 90% can be achieved through the silicon nitride formed using the techniques of the present invention.
- Silicon nitride can be deposited using a plasma-enhanced chemical vapor deposition process that uses silane, ammonia, and nitrogen as source gases.
- the nitrogen is provided on approximately 1,800 cc/second.
- the silane is provided on the order of 85 cc/second. This compares to a silane introduction rate on the order of 180 cc/second for conventional silicon nitride deposition.
- the RF power for the plasma enhancement is set to on the order of 345 watts. This compares to a conventional setting of 415 watts.
- the pressure of the reactive vessel is held at 5 torr. This compares to a conventional pressure on the order of 4.5 torr.
- the ammonia is introduced on the order 40 cc/second compared to a conventional rate of 75 cc/second. Using these parameters, refractive indices as low as 1.86 are possible corresponding to an ultraviolet transmittance as high as 90%.
- Conventional nitride has a refractive index greater than 2.0 and a corresponding UV transmittance on the order of 30-40%.
- FIGS. 2A through 2C illustrate an alternate application of the teachings of the present invention.
- FIGS. 2A through 2C illustrate a transistor architecture where the drain contact is not as closely spaced to the gate stack but must be spaced carefully with respect to the moat region and the surrounding field oxide material.
- a transistor indicated generally at 50 , comprises a control gate stack 52 .
- the control gate stack comprises both a control gate and a floating gate separated by an interstitial insulator layer.
- the control gate stack is separated from the surface of the semiconductor substrate by a gate insulator layer.
- a channel region 54 is defined by the intersection of the control gate stack 52 with an active moat region 56 .
- On opposite sides of the active moat region 56 are field oxide regions 58 and 60 .
- the portion of moat region 56 on the right side of control gate stack 52 is a drain region 62 .
- the left side of control gate stack 52 is a shared source region 64 which runs parallel to the control gate stack 52 .
- Outwardly from drain region 62 and spaced apart from control gate stack 52 is a drain contact 66 which is generally square in shape and is intended to be centered over moat region 56 . It should be understood, however, that drain contact 66 must be formed using conventional photolithographic processes.
- drain contact 66 may not actually be centered on moat region 56 and must be sized because of misalignment tolerances to be somewhat larger than moat region 56 to ensure contact with drain region 62 .
- a silicon nitride layer is used to prevent the unwanted etching of field oxide regions 58 and 60 during the formation of the opening in the isolation insulator layer used to form the drain contact 66 .
- FIG. 2 illustrates the cross-section of transistor 50 shown along the 2 B cross-section illustrated in FIG. 2A.
- Transistor 50 is constructed on a semiconductor substrate 70 which may comprise, for example, a single crystalline layer of silicon or other suitable semiconductor material.
- the control gate stack indicated generally at 52 comprises a floating gate 72 and a control gate 74 separated by an interstitial insulator layer 76 .
- the floating gate 72 is separated from the outer surfaces of substrate 70 by gate insulator layer 78 .
- Gate insulator layer 78 may be constructed identically to gate insulator layer 14 discussed previously.
- floating gate 72 , interstitial insulation layer 76 , and control gate 74 may be constructed identically as floating gate 18 , insulator layer 24 , and control gate 20 discussed with reference to FIG. 1 previously.
- a titanium silicide layer 80 on the order of 500 Angstroms in thickness may be formed on the outer surface of control gate 74 to reduce the resistance of control gate 74 .
- sidewalk bodies 82 and 84 may be formed by conformally depositing an insulation layer and anisotropically etching the insulation layer until bodies 82 and 84 remain.
- Bodies 82 and 84 may comprise silicon dioxide, silicon nitride, or alternating layers of silicon dioxide and silicon nitride. Bodies 82 and 84 may be formed using the techniques described with reference to bodies 26 and 28 described with reference to FIG. 1 previously.
- implant processes can be used to form the source region 64 and the drain region 62 discussed previously with reference to FIG. 2A.
- successive implantation processes using different implant energies can be used to provide for the shallow junction source and drain region profiles shown in FIG. 2B.
- a titanium silicide layer 86 can be formed outwardly from source region 64 and a titanium silicide layer 88 can be formed outwardly from drain region 62 in order to reduce the sheet resistance of these regions and to provide lower contact resistance with source and drain contacts formed in successive operations.
- Layers 86 and 88 may be on the order of 500 Angstroms in thickness.
- a silicon nitride encapsulation layer 90 can then be deposited covering the entire structure. Silicon nitride encapsulation layer 90 may be on the order of 300 Angstroms in thickness. Silicon nitride encapsulation layer 90 may be formed using the silicon nitride deposition process detailed earlier such that although layer 90 completely encapsulates floating gate 72 , the ultraviolet transmittance of layer 90 will allow ultraviolet radiation to penetrate and thereby allow the erasure of floating gate 72 as required.
- Interlevel insulator layer 92 is then deposited outwardly from layer 90 .
- Interlevel insulator layer 92 may comprise on the order of 9,000 Angstroms of silicon dioxide.
- an opening 94 is then made in layer 92 by first using an etch process which is selective to silicon nitride relative to silicon dioxide. In other words, the etch process used to make opening 94 will remove the silicon dioxide within layer 92 but will stop when it reaches silicon nitride encapsulation layer 90 .
- a second etch process selective to silicon dioxide and silicon relative to silicon nitride is then used to remove the exposed portions of layer 90 to provide direct contact to the titanium silicide layer 88 disposed outwardly from drain region 62 .
- Drain contact 66 is then formed in opening 94 . Drain contact 66 may be formed using the same process as used to form drain contact 38 discussed with reference to FIG. 1 previously.
- opening 94 The etch processes used to form opening 94 are problematic because of the necessity of making opening 94 larger than moat region 56 due to the possibility of misalignment error. This creates a potential of etching through the field oxide region 58 and 60 and providing inadvertent contact between the drain contact 66 and the semiconductor substrate within moat region 56 .
- FIG. 2C is a cross-sectional illustration taken along section line 2 C shown in FIG. 2A.
- FIG. 2C illustrates the placement of moat region 56 relative to opening 94 .
- FIG. 2C clearly illustrates that the opening 94 in isolation layer 92 extends beyond the edges of moat region 56 and overlaps with field oxide regions 60 and 58 .
- Field oxide regions 58 and 60 may comprise, for example, silicon dioxide layers on the order of 3,500 Angstroms in thickness that are formed using conventional shallow trench isolation techniques.
- silicon nitride encapsulation layer 90 extends outwardly and underneath opening 94 .
- the initial etch processes that were used to form opening 94 could also remove enough of field oxide region 60 or field oxide region 58 to expose portions of the sidewalls of moat region 56 .
- electrical contact could be made between drain contact 66 and the undoped substrate within moat region 56 disposed inwardly from drain region 62 shown in FIG. 2C. This inadvertent contact could dramatically affect the operation of transistor 50 .
- an initial etch process is used to remove the silicon dioxide of layer 92 .
- This etch process stops on layer 90 .
- a second etch process is then used to remove the portion of layer 90 within opening 94 .
- the second etch process only etches silicon nitride substantially and will not substantially remove the silicon dioxide within field oxide regions 58 or 60 .
- the drain contact 66 only contacts drain region 62 and is isolated from the remainder of moat region 56 by the field oxide regions 58 and 60 .
- the encapsulation layer 90 can be used in this context because it is transmissive to ultraviolet light. Accordingly, it can be used as an etch stop without affecting the operation and the erasure of floating gate 72 described previously.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
A transistor 10 is formed on an outer surface of a substrate 12. The transistor comprises a floating gate 18 and a control gate 20. An outer encapsulation layer 22 and sidewalk bodies 26 and 28 comprise silicon nitride that is deposited in such a manner such that the material is transmissive to ultraviolet radiation. In this manner, the sidewalk bodies 26 and 28 and the layer 22 can be used as an etch stop during the formation of a drain contact 38. These layers will also permit the transmission of ultraviolet radiation to the floating gate 18 to enable the erasure of floating gate 18.
Description
- This invention relates in general to the field of electronic devices and, more particularly, to improved architectures for semiconductor devices that include nitride layers that are transmissive to ultraviolet radiation.
- The formation of modern integrated circuit elements often includes chemical etch processes where various chemicals react with materials in an integrated architecture being constructed to remove portions of the materials. In these processes, certain materials are often used to protect portions of the device from chemicals being used to form other portions of the device. In these processes, developers utilize the selective nature of certain processes to erode one type of material and leave another type of material substantially unaffected. In this context, silicon nitride is often used as an etch stop for chemical etching processes used to etch silicon dioxide layers. By using silicon nitride layers as an etch stop, device architectures can be compactly spaced and overall device density can be increased.
- A significant problem arises, however, when silicon nitride etch stop layers are used with flash memory or electrically erasable programmable read only memory (EEPROM) or UV EPROM devices. These devices typically utilize a floating gate that stores charge representative of data stored by the memory device. This charge is placed on the floating gate through operations that result in charge injection onto the floating gate. The charge is removed from the gate electrically or the memory cell is erased by exposing the device to ultraviolet radiation for a sufficient period of time. If the floating gate is covered by a silicon nitride layer, the floating gate will either not be able to be erased or the time period required to erase the floating gate will be dramatically increased, thereby reducing the effectiveness of the device.
- Accordingly, a need has arisen for a semiconductor device architecture that allows for the use of silicon nitride as an etch stop within electronic devices but does not prevent the operation of memory systems that require ultraviolet radiation for erasability.
- In accordance with the teachings of the present invention, a semiconductor device architecture is provided that substantially eliminates or reduces disadvantages associated with prior architectures and methods of construction.
- In accordance with one embodiment of the present invention, a semiconductor device architecture is provided that comprises a floating gate formed outwardly from an outer surface of a semiconductor layer. A control gate is formed outwardly from the floating gate and separated therefrom by an interstitial insulator layer. The control gate and floating gate are covered by a silicon nitride encapsulation layer that comprises silicon nitride that exhibits a refractive index of less than 2.0 such that the transmittance of the silicon nitride material with respect to ultraviolet radiation is sufficient to allow for the erasure of charge stored on the floating gate by the radiation of the floating gate with ultraviolet radiation.
- An important technical advantage of the present invention inheres in the fact that a silicon nitride etch stop layer can be used to completely encapsulate a gate structure for a flash memory or EEPROM device. The silicon nitride etch stop layer can be used to form the drain or bit line contact to the device and allows this contact to be spaced very close to the region occupied by the gate. Alternatively, the silicon nitride layer can be used to prevent the etching of the field oxide material surrounding the active moat area of an integrated device. This prevents the drain or bit line contact of a memory device from directly contacting the semiconductor substrate material within the active region of the device.
- A more complete understanding of the teachings of the present invention and the advantages thereof may be acquired by referring to the accompanying figures in which like reference numbers indicate like features and wherein:
- FIG. 1 is a greatly enlarged cross-sectional elevational diagram of a transistor constructed according to the teachings of the present invention; and
- FIGS. 2A through 2 C are selected cross-sectional and planer views of an alternate embodiment of a transistor constructed according to the teachings of the present invention.
- FIG. 1 illustrates a transistor, indicated generally at10, that is formed on the outer surface of a
semiconductor substrate 12.Semiconductor substrate 12 may comprise, for example, a wafer of single crystalline silicon or other suitable semiconductor material. Agate oxide layer 14 is formed on an outer surface ofsubstrate 12.Gate oxide layer 14 may comprise, for example, a layer of silicon dioxide that is grown to be on the order of 90 Angstroms in thickness. Alternatively,gate oxide layer 14 may comprise silicon nitride or combinations of layers of silicon dioxide and silicon nitride. -
Transistor 10 is controlled through the operation of a gate stack indicated generally at 16 that comprises afloating gate 18, acontrol gate 20, and anouter encapsulation layer 22.Control gate 20 andfloating gate 18 are separated by aninterstitial insulator layer 24. Floatinggate 18 is formed from a layer of polysilicon which is on the order of 1500 Angstroms in thickness.Interstitial insulator layer 24 may comprise a first layer of silicon dioxide, a layer of silicon nitride, and a second layer of silicon dioxide with all three layers being on the order of 60 Angstroms in thickness. Alternatively,interstitial insulator layer 24 may comprise a homogenous layer of silicon dioxide or silicon nitride or other combinations of these layers. Thecontrol gate 20 may comprise a layer of polycrystalline silicon on the order of 2500 Angstroms in thickness and may also comprise tungsten silicide layers or other like materials. Thefloating gate 18 and thecontrol gate 20 are both doped either in situ as they are formed or after they are formed with sufficient amounts of impurities to render them conductive. -
Outer encapsulation layer 22 comprises a layer of silicon nitride on the order of 1000 Angstroms in thickness. In order to formgate stack 16, the layers from which floatinggate 18,interstitial insulator layer 24,control gate 20 andouter encapsulation layer 22 are formed are all deposited or grown outwardly fromgate insulator layer 14. The entire structure can then be patterned, masked and etched using conventional photolithographic techniques. - Following the formation of
gate stack 16, a layer of silicon nitride is conformably depositedcovering gate stack 16 and the outer surface ofgate insulator layer 14. This layer is on the order of 1,000 Angstroms in thickness. This layer is anisotropically etched until the outer surface ofgate oxide layer 14 is exposed leavingsidewalk bodies gate stack 16.Sidewalk bodies - Following the formation of
sidewalk bodies source region 30 and adrain region 32. In a typical flash memory or EEPROM memory architecture, thedrain region 32 will be connected to the bit line of the array and thecontrol gate 20 will be connected to the word line of the array. Thesource region 30 will be electrically connected and shared with adjacent memory cells. Thesource region 30 and thedrain region 32 define a channel region, indicated generally at 34, in the outer surface ofsubstrate 12. The conductance of thechannel region 34 is controlled by placing a voltage on thecontrol gate 20. The conductance is further controlled by whether or not a sufficient amount of charge is trapped within thefloating gate 18. - As shown in FIG. 1, the
control gate 20 and thefloating gate 18 are completely encapsulated by siliconnitride sidewalk bodies outer encapsulation layer 22. Together, these structures form a silicon nitride encapsulation shell that will prevent later etch processes from inadvertently attacking the polysilicon used to form thecontrol gate 20 and thefloating gate 18. - An
interlevel isolation layer 36 is then deposited covering theentire gate stack 16 and thesidewalk bodies Interlevel isolation layer 36 may comprise on the order of 9000 Angstroms of silicon dioxide.Interlevel isolation layer 36 is then patterned and etched to form a contact opening indicated generally at 38. Adrain contact 40 is then formed in opening 38 to provide electrical contact to thedrain region 32. According to an alternate embodiment of the present invention, additional processes are utilized to form a titanium silicide layer on the outer surface ofdrain region 32 to reduce the contact resistance betweendrain contact 40 anddrain region 32.Drain contact 40 may comprise, for example, tungsten, aluminum, platinum, or copper. - Due to the fact that the
control gate 20 and floatinggate 18 are encapsulated bybodies layer 22, the etch process used to formopening 38 can be designed to be selective to silicon nitride relative to silicon dioxide. In other words, the etch chemistry used to formopening 38 will remove the silicon dioxide comprisinginterlevel isolation layer 36 without substantially removing the silicon nitride formingsidewalk body 28 orouter encapsulation layer 22. Because of this fact, theopening 38 can be advantageously placed extremely close to and even overlapping with thecontrol gate 20 and floatinggate 18. The ability to closely place thedrain contact 40 relative to thegate stack 16 provides for the overall reduction in the dimension of the memory cell formed bytransistor 10. A reduction in the cell size of each memory cell means a correspondingly larger reduction in the size of the entire memory array. - Accordingly, an architecture is provided that allows for an extremely compact memory cell architecture. However,
transistor 10 utilizes the floatinggate 18 that is erased by exposing the floatinggate 18 to ultraviolet radiation. Accordingly, the silicon nitride encapsulation shell formed bysidewalk bodies layer 22 must have a sufficient ultraviolet transmittance to allow for the erasure of the floatinggate 18. This can be accomplished by altering the conventional way that silicon nitride is deposited. Normal silicon nitride will have a refractive index between 2.0 and 2.1. By altering the deposition of the silicon nitride according to the teachings of the present invention, the refractive index can be reduced to less than 2.0 and can be reduced as low as 1.86. In this manner, ultraviolet transmittance of up to 90% can be achieved through the silicon nitride formed using the techniques of the present invention. - Silicon nitride can be deposited using a plasma-enhanced chemical vapor deposition process that uses silane, ammonia, and nitrogen as source gases. According to the teachings of the present invention, the nitrogen is provided on approximately 1,800 cc/second. The silane is provided on the order of 85 cc/second. This compares to a silane introduction rate on the order of 180 cc/second for conventional silicon nitride deposition. The RF power for the plasma enhancement is set to on the order of 345 watts. This compares to a conventional setting of 415 watts. The pressure of the reactive vessel is held at 5 torr. This compares to a conventional pressure on the order of 4.5 torr. The ammonia is introduced on the
order 40 cc/second compared to a conventional rate of 75 cc/second. Using these parameters, refractive indices as low as 1.86 are possible corresponding to an ultraviolet transmittance as high as 90%. Conventional nitride has a refractive index greater than 2.0 and a corresponding UV transmittance on the order of 30-40%. - FIGS. 2A through 2C illustrate an alternate application of the teachings of the present invention. FIGS. 2A through 2C illustrate a transistor architecture where the drain contact is not as closely spaced to the gate stack but must be spaced carefully with respect to the moat region and the surrounding field oxide material. Referring to FIG. 2A, a transistor, indicated generally at50, comprises a
control gate stack 52. As discussed previously, the control gate stack comprises both a control gate and a floating gate separated by an interstitial insulator layer. The control gate stack is separated from the surface of the semiconductor substrate by a gate insulator layer. These structures will be more completely depicted with reference to FIG. 2B herein. - A
channel region 54 is defined by the intersection of thecontrol gate stack 52 with anactive moat region 56. On opposite sides of theactive moat region 56 arefield oxide regions moat region 56 on the right side ofcontrol gate stack 52 is adrain region 62. The left side ofcontrol gate stack 52 is a sharedsource region 64 which runs parallel to thecontrol gate stack 52. Outwardly fromdrain region 62 and spaced apart fromcontrol gate stack 52 is adrain contact 66 which is generally square in shape and is intended to be centered overmoat region 56. It should be understood, however, thatdrain contact 66 must be formed using conventional photolithographic processes. As such,drain contact 66 may not actually be centered onmoat region 56 and must be sized because of misalignment tolerances to be somewhat larger thanmoat region 56 to ensure contact withdrain region 62. As will be discussed herein, a silicon nitride layer is used to prevent the unwanted etching offield oxide regions drain contact 66. - FIG. 2 illustrates the cross-section of
transistor 50 shown along the 2 B cross-section illustrated in FIG. 2A.Transistor 50 is constructed on asemiconductor substrate 70 which may comprise, for example, a single crystalline layer of silicon or other suitable semiconductor material. As discussed previously, the control gate stack indicated generally at 52 comprises a floatinggate 72 and acontrol gate 74 separated by aninterstitial insulator layer 76. The floatinggate 72 is separated from the outer surfaces ofsubstrate 70 bygate insulator layer 78.Gate insulator layer 78 may be constructed identically togate insulator layer 14 discussed previously. Similarly, floatinggate 72,interstitial insulation layer 76, and controlgate 74 may be constructed identically as floatinggate 18,insulator layer 24, and controlgate 20 discussed with reference to FIG. 1 previously. - A
titanium silicide layer 80 on the order of 500 Angstroms in thickness may be formed on the outer surface ofcontrol gate 74 to reduce the resistance ofcontrol gate 74. Following the formation ofcontrol gate stack 52,sidewalk bodies bodies Bodies Bodies bodies bodies source region 64 and thedrain region 62 discussed previously with reference to FIG. 2A. According to one embodiment of the present invention, successive implantation processes using different implant energies can be used to provide for the shallow junction source and drain region profiles shown in FIG. 2B. After the formation of source and drainregions titanium silicide layer 86 can be formed outwardly fromsource region 64 and atitanium silicide layer 88 can be formed outwardly fromdrain region 62 in order to reduce the sheet resistance of these regions and to provide lower contact resistance with source and drain contacts formed in successive operations.Layers - A silicon
nitride encapsulation layer 90 can then be deposited covering the entire structure. Siliconnitride encapsulation layer 90 may be on the order of 300 Angstroms in thickness. Siliconnitride encapsulation layer 90 may be formed using the silicon nitride deposition process detailed earlier such that althoughlayer 90 completely encapsulates floatinggate 72, the ultraviolet transmittance oflayer 90 will allow ultraviolet radiation to penetrate and thereby allow the erasure of floatinggate 72 as required. - An
interlevel insulator layer 92 is then deposited outwardly fromlayer 90.Interlevel insulator layer 92 may comprise on the order of 9,000 Angstroms of silicon dioxide. Using photolithographic processes, anopening 94 is then made inlayer 92 by first using an etch process which is selective to silicon nitride relative to silicon dioxide. In other words, the etch process used to makeopening 94 will remove the silicon dioxide withinlayer 92 but will stop when it reaches siliconnitride encapsulation layer 90. A second etch process selective to silicon dioxide and silicon relative to silicon nitride is then used to remove the exposed portions oflayer 90 to provide direct contact to thetitanium silicide layer 88 disposed outwardly fromdrain region 62.Drain contact 66 is then formed inopening 94.Drain contact 66 may be formed using the same process as used to formdrain contact 38 discussed with reference to FIG. 1 previously. - The etch processes used to form opening94 are problematic because of the necessity of making
opening 94 larger thanmoat region 56 due to the possibility of misalignment error. This creates a potential of etching through thefield oxide region drain contact 66 and the semiconductor substrate withinmoat region 56. - The solution to this problem is clearly illustrated in FIG. 2C, which is a cross-sectional illustration taken along section line2C shown in FIG. 2A. FIG. 2C illustrates the placement of
moat region 56 relative toopening 94. FIG. 2C clearly illustrates that theopening 94 inisolation layer 92 extends beyond the edges ofmoat region 56 and overlaps withfield oxide regions Field oxide regions nitride encapsulation layer 90 extends outwardly and underneathopening 94. Iflayer 90 were not present, the initial etch processes that were used to form opening 94 could also remove enough offield oxide region 60 orfield oxide region 58 to expose portions of the sidewalls ofmoat region 56. In this manner, after the formation ofdrain contact 66, electrical contact could be made betweendrain contact 66 and the undoped substrate withinmoat region 56 disposed inwardly fromdrain region 62 shown in FIG. 2C. This inadvertent contact could dramatically affect the operation oftransistor 50. - In comparison, because of the inclusion of
layer 90, an initial etch process is used to remove the silicon dioxide oflayer 92. This etch process stops onlayer 90. A second etch process is then used to remove the portion oflayer 90 withinopening 94. The second etch process only etches silicon nitride substantially and will not substantially remove the silicon dioxide withinfield oxide regions drain contact 66 only contacts drainregion 62 and is isolated from the remainder ofmoat region 56 by thefield oxide regions - The
encapsulation layer 90 can be used in this context because it is transmissive to ultraviolet light. Accordingly, it can be used as an etch stop without affecting the operation and the erasure of floatinggate 72 described previously. - Although the present invention has been described in detail, it should be understood the various alterations, substitutions, and modifications that may be made to the teachings contained herein without departing from the spirit and scope of the present invention which is solely defined by the appending claims.
Claims (11)
1. A semiconductor device formed proximate a surface of a semiconductor layer, comprising:
a gate stack disposed outwardly from the surface of the semiconductor layer and operable to control the conductance of a channel region of the semiconductor layer proximate the gate stack;
a silicon nitride encapsulation layer covering portions of the gate stack, the silicon nitride encapsulation layer comprising silicon nitride that exhibits a refractive index of less than 2.0 such that the transmittance of the silicon nitride material with respect to ultraviolet radiation is sufficient to allow for the erasure of charge stored on portions of the gate stack by the radiation of the gate stack with ultraviolet radiation.
2. The semiconductor device of and further comprising:
claim 1
a drain region disclose proximate an edge of the gate stack;
field oxide regions formed proximate the surface of the semiconductor substrate and the drain region;
a drain contact formed outwardly from the drain region; and
the silicon nitride encapsulation layer disposed outwardly from the drain region and the field oxide regions, the silicon nitride encapsulation layer operating as an etch stop during an etch process used to form an opening through the isolation insulator layer, the drain contact formed in the opening in the isolation insulator layer.
3. The semiconductor device of wherein the drain contact comprises a conductor chosen from the group consisting of tungsten, platinum, aluminum, and copper.
claim 2
4. The semiconductor device of wherein the gate stack comprises:
claim 1
a floating gate formed outwardly from the surface of the semiconductor layer;
a control gate formed outwardly from the floating gate; and
an interstitial insulator layer separating the control gate and the floating gate.
5. The semiconductor device of wherein the control gate and the floating gate comprise polysilicon and wherein the interstitial insulator layer comprises silicon dioxide.
claim 4
6. A method of forming a semiconductor device proximate a surface of a semiconductor layer, comprising:
forming a gate stack outwardly from the surface of the semiconductor layer, the gate stack operable to control the conductance of a channel region of the semiconductor layer proximate the gate stack;
forming a silicon nitride encapsulation layer covering portions of the gate stack, the silicon nitride encapsulation layer comprising silicon nitride that exhibits a refractive index of less than 2.0 such that the transmittance of the silicon nitride material with respect to ultraviolet radiation is sufficient to allow for the erasure of charge stored on portions of the gate stack by the radiation of the gate stack with ultraviolet radiation.
7. The method of and further comprising the steps of:
claim 6
forming a drain region proximate an edge of the gate stack;
forming field oxide regions proximate the surface of the semiconductor substrate and the drain region;
forming an isolation insulator layer disposed outwardly from the drain region and the silicon nitride encapsulation layer;
forming a drain contact opening in the isolation insulator layer to expose a portion of the drain region;
forming a drain contact in the drain contact opening outwardly from the drain region, the silicon nitride encapsulation layer disposed outwardly from the drain region and the field oxide regions, the silicon nitride encapsulation layer operating as an etch stop during an etch process used to form an opening through the isolation insulator layer, the drain contact formed in the opening in the isolation insulator layer.
8. The method of wherein the step of forming a drain contact comprises the step of forming a drain contact comprising a conductor chosen from the group consisting of tungsten, platinum, aluminum, and copper.
claim 7
9. The method of wherein the step of forming a gate stack comprises the steps of:
claim 6
forming a floating gate outwardly from the surface of the semiconductor layer;
forming a control gate outwardly from the floating gate; and
forming an interstitial insulator layer separating the control gate and the floating gate.
10. The method of wherein the control gate and the floating gate comprise polysilicon and wherein the interstitial insulator layer comprises silicon dioxide.
claim 9
11. The method of wherein the step of forming a silicon nitride encapsulation layer comprises the steps of:
claim 6
evacuating a reactor vessel containing the semiconductor device to a pressure of about 5 torr and providing a plasma enhancement at a power of about 345 Watts;
introducing nitrogen into the reactor vessel at a rate of about 1800 cc/second;
introducing silane into the reactor vessel at a rate of about 85 cc/second; and
introducing ammonia into the reactor vessel at a rate of about 40 cc/second.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/895,594 US6383870B2 (en) | 1998-01-05 | 2001-06-28 | Semiconductor device architectures including UV transmissive nitride layers |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US7056898P | 1998-01-05 | 1998-01-05 | |
US09/225,581 US6274900B1 (en) | 1998-01-05 | 1999-01-05 | Semiconductor device architectures including UV transmissive nitride layers |
US09/895,594 US6383870B2 (en) | 1998-01-05 | 2001-06-28 | Semiconductor device architectures including UV transmissive nitride layers |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/225,581 Division US6274900B1 (en) | 1998-01-05 | 1999-01-05 | Semiconductor device architectures including UV transmissive nitride layers |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010046731A1 true US20010046731A1 (en) | 2001-11-29 |
US6383870B2 US6383870B2 (en) | 2002-05-07 |
Family
ID=26751270
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/225,581 Expired - Lifetime US6274900B1 (en) | 1998-01-05 | 1999-01-05 | Semiconductor device architectures including UV transmissive nitride layers |
US09/895,594 Expired - Lifetime US6383870B2 (en) | 1998-01-05 | 2001-06-28 | Semiconductor device architectures including UV transmissive nitride layers |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/225,581 Expired - Lifetime US6274900B1 (en) | 1998-01-05 | 1999-01-05 | Semiconductor device architectures including UV transmissive nitride layers |
Country Status (1)
Country | Link |
---|---|
US (2) | US6274900B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040151025A1 (en) * | 2003-02-05 | 2004-08-05 | Ngo Minh V. | Uv-blocking layer for reducing uv-induced charging of sonos dual-bit flash memory devices in beol processing |
US6989563B1 (en) | 2004-02-02 | 2006-01-24 | Advanced Micro Devices, Inc. | Flash memory cell with UV protective layer |
US7091088B1 (en) | 2004-06-03 | 2006-08-15 | Spansion Llc | UV-blocking etch stop layer for reducing UV-induced charging of charge storage layer in memory devices in BEOL processing |
US20090065841A1 (en) * | 2007-09-06 | 2009-03-12 | Assaf Shappir | SILICON OXY-NITRIDE (SiON) LINER, SUCH AS OPTIONALLY FOR NON-VOLATILE MEMORY CELLS |
CN109887839A (en) * | 2019-03-01 | 2019-06-14 | 上海华力微电子有限公司 | A method of improving flush memory device data retention |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100295061B1 (en) * | 1999-03-29 | 2001-07-12 | 윤종용 | Semiconductor device having chamfered silicide layer and method for manufacturing the same |
US6445051B1 (en) * | 1999-12-17 | 2002-09-03 | Advanced Micro Devices, Inc. | Method and system for providing contacts with greater tolerance for misalignment in a flash memory |
US6465349B1 (en) * | 2000-10-05 | 2002-10-15 | Advanced Micro Devices, Ins. | Nitrogen-plasma treatment for reduced nickel silicide bridging |
JP2003152104A (en) * | 2001-11-14 | 2003-05-23 | Fujitsu Ltd | Semiconductor device and method of manufacturing the same |
US6656778B1 (en) * | 2002-04-26 | 2003-12-02 | Macronix International Co., Ltd. | Passivation structure for flash memory and method for fabricating same |
US6803624B2 (en) * | 2002-07-03 | 2004-10-12 | Micron Technology, Inc. | Programmable memory devices supported by semiconductive substrates |
US7026170B1 (en) | 2003-06-11 | 2006-04-11 | Advanced Micro Devices, Inc. | Methods of controlling optical properties of a capping insulating layer on memory devices, and system for performing same |
US7015534B2 (en) * | 2003-10-14 | 2006-03-21 | Texas Instruments Incorporated | Encapsulated MOS transistor gate structures and methods for making the same |
KR100629357B1 (en) * | 2004-11-29 | 2006-09-29 | 삼성전자주식회사 | Method of fabricating NAND flash memory device having fuse and load resistor |
US20070007578A1 (en) * | 2005-07-07 | 2007-01-11 | Li Chi N B | Sub zero spacer for shallow MDD junction to improve BVDSS in NVM bitcell |
JP4829144B2 (en) * | 2007-02-20 | 2011-12-07 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US8659090B2 (en) * | 2011-12-22 | 2014-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Resistive memory and methods for forming the same |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4725669A (en) * | 1984-11-09 | 1988-02-16 | President And Fellows Of Harvard College | Assay for detecting infection by human T-cell lymphotropic virus-III |
JP3036008B2 (en) * | 1990-07-18 | 2000-04-24 | 日本電気株式会社 | Semiconductor storage device |
JP2830447B2 (en) * | 1990-10-15 | 1998-12-02 | 日本電気株式会社 | Semiconductor nonvolatile storage device |
US5273923A (en) * | 1991-10-09 | 1993-12-28 | Motorola, Inc. | Process for fabricating an EEPROM cell having a tunnel opening which overlaps field isolation regions |
US5440158A (en) * | 1994-07-05 | 1995-08-08 | Taiwan Semiconductor Manufacturing Company Ltd. | Electrically programmable memory device with improved dual floating gates |
US5619052A (en) * | 1994-09-29 | 1997-04-08 | Macronix International Co., Ltd. | Interpoly dielectric structure in EEPROM device |
US5606521A (en) * | 1995-06-28 | 1997-02-25 | Philips Electronics North America Corp. | Electrically erasable and programmable read only memory with non-uniform dielectric thickness |
JP2914282B2 (en) * | 1996-03-25 | 1999-06-28 | 日本電気株式会社 | Method for manufacturing semiconductor device |
US5939333A (en) * | 1996-05-30 | 1999-08-17 | Micron Technology, Inc. | Silicon nitride deposition method |
JP2877103B2 (en) * | 1996-10-21 | 1999-03-31 | 日本電気株式会社 | Nonvolatile semiconductor memory device and method of manufacturing the same |
KR100230814B1 (en) * | 1997-03-05 | 1999-11-15 | 김영환 | Flash memory device and its manufacturing method |
US6190966B1 (en) * | 1997-03-25 | 2001-02-20 | Vantis Corporation | Process for fabricating semiconductor memory device with high data retention including silicon nitride etch stop layer formed at high temperature with low hydrogen ion concentration |
US6038171A (en) * | 1997-03-25 | 2000-03-14 | Altera Corporation | Field emission erasable programmable read-only memory |
US5940735A (en) * | 1997-08-25 | 1999-08-17 | Advanced Micro Devices, Inc. | Reduction of charge loss in nonvolatile memory cells by phosphorus implantation into PECVD nitride/oxynitride films |
US6069381A (en) * | 1997-09-15 | 2000-05-30 | International Business Machines Corporation | Ferroelectric memory transistor with resistively coupled floating gate |
US6087695A (en) * | 1999-08-20 | 2000-07-11 | Worldwide Semiconductor Mfg | Source side injection flash EEPROM memory cell with dielectric pillar and operation |
-
1999
- 1999-01-05 US US09/225,581 patent/US6274900B1/en not_active Expired - Lifetime
-
2001
- 2001-06-28 US US09/895,594 patent/US6383870B2/en not_active Expired - Lifetime
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040151025A1 (en) * | 2003-02-05 | 2004-08-05 | Ngo Minh V. | Uv-blocking layer for reducing uv-induced charging of sonos dual-bit flash memory devices in beol processing |
US6774432B1 (en) * | 2003-02-05 | 2004-08-10 | Advanced Micro Devices, Inc. | UV-blocking layer for reducing UV-induced charging of SONOS dual-bit flash memory devices in BEOL |
US7018896B2 (en) | 2003-02-05 | 2006-03-28 | Advanced Micro Devices, Inc. | UV-blocking layer for reducing UV-induced charging of SONOS dual-bit flash memory devices in BEOL processing |
US6989563B1 (en) | 2004-02-02 | 2006-01-24 | Advanced Micro Devices, Inc. | Flash memory cell with UV protective layer |
US7091088B1 (en) | 2004-06-03 | 2006-08-15 | Spansion Llc | UV-blocking etch stop layer for reducing UV-induced charging of charge storage layer in memory devices in BEOL processing |
US20090065841A1 (en) * | 2007-09-06 | 2009-03-12 | Assaf Shappir | SILICON OXY-NITRIDE (SiON) LINER, SUCH AS OPTIONALLY FOR NON-VOLATILE MEMORY CELLS |
CN109887839A (en) * | 2019-03-01 | 2019-06-14 | 上海华力微电子有限公司 | A method of improving flush memory device data retention |
Also Published As
Publication number | Publication date |
---|---|
US6274900B1 (en) | 2001-08-14 |
US6383870B2 (en) | 2002-05-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6383870B2 (en) | Semiconductor device architectures including UV transmissive nitride layers | |
EP1399965B1 (en) | Isolation of sonos devices | |
US5783457A (en) | Method of making a flash memory cell having an asymmetric source and drain pocket structure | |
US7427533B2 (en) | Methods of fabricating semiconductor devices including trench device isolation layers having protective insulating layers and related devices | |
US6074917A (en) | LPCVD oxide and RTA for top oxide of ONO film to improve reliability for flash memory devices | |
US4833514A (en) | Planar FAMOS transistor with sealed floating gate and DCS+N2 O oxide | |
US5786614A (en) | Separated floating gate for EEPROM application | |
US5972751A (en) | Methods and arrangements for introducing nitrogen into a tunnel oxide in a non-volatile semiconductor memory device | |
US5466622A (en) | Process for fabricating integrated devices including nonvolatile memories and transistors with tunnel oxide protection | |
US5933729A (en) | Reduction of ONO fence during self-aligned etch to eliminate poly stringers | |
US6046086A (en) | Method to improve the capacity of data retention and increase the coupling ratio of source to floating gate in split-gate flash | |
US6248635B1 (en) | Process for fabricating a bit-line in a monos device using a dual layer hard mask | |
EP0422606A2 (en) | Semiconductor device having E2PROM and EPROM in one chip | |
US6399466B2 (en) | Method of manufacturing non-volatile semiconductor memory device storing charge in gate insulating layer therein | |
US6017792A (en) | Process for fabricating a semiconductor device including a nonvolatile memory cell | |
US5756384A (en) | Method of fabricating an EPROM cell with a high coupling ratio | |
US5422292A (en) | Process for fabricating split gate flash EEPROM memory | |
US6133602A (en) | Method of reducing dielectric damage due to charging in the fabrication of stacked gate structures | |
US6465303B1 (en) | Method of manufacturing spacer etch mask for silicon-oxide-nitride-oxide-silicon (SONOS) type nonvolatile memory | |
US6268247B1 (en) | Memory cell of the EEPROM type having its threshold set by implantation, and fabrication method | |
US5497345A (en) | Nonvolatile EPROM, EEPROM of flash-EEPROM memory with tunnel oxide protection | |
US6046085A (en) | Elimination of poly stringers with straight poly profile | |
US6495420B2 (en) | Method of making a single transistor non-volatile memory device | |
US6891222B2 (en) | Non-volatile memory devices and methods of fabricating the same | |
US6034395A (en) | Semiconductor device having a reduced height floating gate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |