US20010043118A1 - Feed-forward amplifier - Google Patents
Feed-forward amplifier Download PDFInfo
- Publication number
- US20010043118A1 US20010043118A1 US09/854,476 US85447601A US2001043118A1 US 20010043118 A1 US20010043118 A1 US 20010043118A1 US 85447601 A US85447601 A US 85447601A US 2001043118 A1 US2001043118 A1 US 2001043118A1
- Authority
- US
- United States
- Prior art keywords
- signal
- compressing
- amplifier
- power
- detecting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3252—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using multiple parallel paths between input and output
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3223—Modifications of amplifiers to reduce non-linear distortion using feed-forward
- H03F1/3229—Modifications of amplifiers to reduce non-linear distortion using feed-forward using a loop for error extraction and another loop for error subtraction
- H03F1/3235—Modifications of amplifiers to reduce non-linear distortion using feed-forward using a loop for error extraction and another loop for error subtraction using a pilot signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2201/00—Indexing scheme relating to details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements covered by H03F1/00
- H03F2201/32—Indexing scheme relating to modifications of amplifiers to reduce non-linear distortion
- H03F2201/3212—Using a control circuit to adjust amplitude and phase of a signal in a signal path
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2201/00—Indexing scheme relating to details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements covered by H03F1/00
- H03F2201/32—Indexing scheme relating to modifications of amplifiers to reduce non-linear distortion
- H03F2201/3218—Indexing scheme relating to modifications of amplifiers to reduce non-linear distortion the main amplifier or error amplifier being a feedforward amplifier
Definitions
- the present invention relates to a feed-forward amplifier that is used mainly for high-frequency power amplification in multi-carrier radio communications and a high-efficiency power amplifying method using the feed-forward amplifier.
- multi-carrier radio communication schemes are widespread which permit high-speed transmission through the use of plural narrow-band carriers.
- the multi-carrier transmission is less susceptible to fading or some other influences of propagation path variations, and hence it is more robust against delayed waves.
- the multi-carrier radio communication which use plural narrow-band carriers possesses the advantages of simplifying radio circuitry and relaxing the requirements imposed on the radio circuit used.
- multi-carrier radio communication schemes contain various features, but they have such problems as an increase in out-of-band leakage power due to intermodulation distortion by transmitters and the occurrence of intersymbol interference.
- the intermodulation distortion by transmitters occurs, for example, in a frequency converter or power amplifier.
- the influence of the nonlinearity of the power amplifier is serious.
- the multi-carrier radio communication is indispensable of linear power amplification.
- a feed-forward amplifier is well-known as a power amplifier capable of removing the nonlinear distortion.
- the feed-forward amplifier consists of a distortion detecting loop containing a main amplifier and a distortion canceling loop containing an auxiliary amplifier.
- the efficiency of the main amplifier can be enhanced by means of a push-pull circuit of Class-B bias condition or the like.
- the nonlinear distortion by the main amplifier can be compensated for by a conventional feed-forward amplifier.
- literature Toshio NOJIMA and Shoichi NARAHASI, “Extremely Low-Distortion Multi-Carrier Amplifier for Mobile Communication Systems,” Technical Report of IEICEJ Radio Communication System Study Group, RCS90-4, 1990
- the saturation output of the main amplifier is 100 W
- the saturation output of the auxiliary amplifier is 1 ⁇ 8 that of the main amplifier.
- GaAs-MESFETs Metal Semiconductor Field Effect Transistors
- the drain efficiency of the feed-forward amplifier is about 5% or below under the Class-A bias condition.
- a Class-B push-pull amplifier or similar high-efficiency amplifier circuit and a Class-A amplifier circuit as the main amplifier and the auxiliary amplifier of the feed-forward amplifier, respectively, it is possible to obtain a drain efficiency of approximately 10% or below.
- the drain voltage control scheme modulates the power to be supplied to such a semiconductor device as a FET.
- a semiconductor device for example, in a base-station power amplifier of a 100-W average output power, if the drain efficiency of a final-stage FET is 50% (which is theoretically maximum under the Class-A bias condition), the power supply to the final-stage FET is 200 W.
- the drain voltage of the FET is 10 V, the drain current is 20 A. Control of such a large current is effected by the FET or the like. With higher-output power amplifiers, however, it becomes more difficult to achieve low-loss drain voltage control due to a loss such as an on internal resistance of the FET that controls the large current.
- a feed-forward amplifier that has a distortion detecting loop for detecting a distortion component and a distortion canceling loop following to the distortion detecting loop, for canceling the distortion component and amplifies the power of an input transmission signal, wherein:
- the distortion detecting loop comprises:
- a signal power dynamic range compressing circuit inserted in the main amplifier path at the input side of the main amplifier, for compressing the power dynamic range of the input signal
- a first directional coupler for dividing the transmission signal to the main amplifier path and the first linear signal transfer path
- a second directional coupler for power-combining the output signals from the main amplifier path and the first linear signal transfer path and for dividing the combined output signal to two combined outputs
- the distortion canceling loop comprises:
- an auxiliary amplifier path containing the auxiliary amplifier and supplied with the other combined output from the second directional coupler, for transferring the supplied combined output
- a third directional coupler for power-combining the outputs from the second linear signal transfer path and the auxiliary amplifier path and for outputting the power-combined transmission signal
- the signal power dynamic range compressing circuit comprises:
- a fourth directional coupler for dividing a signal on the main amplifier path to two signals and for outputting the two divided signals
- a compressing signal generator for generating a compressing signal that makes the envelope of the one divided signal constant based on the other divided signal from the fourth directional coupler
- a fifth directional coupler for power-combining the output signal from the third linear signal transfer path and the compressing signal from the compressing signal generator and for providing the power-combined output to the main amplifier.
- FIG. 1 is a diagram illustrating the basic circuit construction of the feed-forward amplifier according to the present invention
- FIG. 2 is a diagram showing the vector of a power amplifier input, for explaining how a compressing signal works
- FIG. 3A is a graph showing the spectra of an input signal and a peak voltage compressing signal
- FIG. 3B is a graph showing the spectrum of a main amplifier output signal
- FIG. 3C is a graph showing the spectrum of a distortion detected by a distortion detecting loop
- FIG. 4A is a graph showing the spectra of an input signal and a PAPR compressing signal
- FIG. 4B is a graph showing the spectrum of a main amplifier output signal
- FIG. 4C is a graph showing the spectrum of a distortion detected by the distortion detecting loop
- FIG. 5 is a block diagram of a dynamic range compressing circuit in a first embodiment of the present invention.
- FIG. 6 is a graph conceptually showing operation characteristics, for explaining the amplification efficiency of a power amplifier embodying the present invention.
- FIG. 7 is a block diagram of a dynamic range compressing circuit in a second embodiment of the present invention.
- FIG. 8 is a block diagram of a dynamic range compressing circuit in a third embodiment of the present invention.
- FIG. 9A is a block diagram depicting concrete examples of a quadrature detector 16 A and a constant-envelope signal generator 16 B in FIG. 8;
- FIG. 9B is a block diagram depicting the circuit configuration for digital signal processing of the operation of the constant-envelope signal generator 16 B in FIG. 9A;
- FIG. 10 is a block diagram of a dynamic range compressing circuit in a fourth embodiment of the present invention.
- FIG. 11 is a block diagram of a dynamic range compressing circuit in a fifth embodiment of the present invention.
- FIG. 12 is a block diagram depicting a sixth embodiment of the present invention which employs first and second pilot signals for equilibrium adjustment.
- FIG. 13 is a block diagram depicting a seventh embodiment of the present invention combined with a high efficiency scheme by drain voltage control of the main amplifier.
- FIG. 1 illustrates in block form the basic construction of the feed-forward amplifier according to the present invention.
- the feed-forward amplifier comprises: a directional coupler 11 for dividing an input signal (which is also a transmission signal to be transmitted via the feed-forward amplifier) S IN at an input terminal T IN to a main amplifier signal transfer path 10 M and a linear signal transfer path 10 L; a variable attenuator 12 , a variable phase shifter 13 , a signal power dynamic range compressing circuit 10 DRC and a main amplifier 18 interposed in series with the main amplifier signal transfer path 10 M; a delay line 19 forming a linear signal transfer path 10 L; a directional coupler 21 that generates sum and difference components of the outputs from the main amplifier signal transfer path 10 M and the linear signal transfer path 10 L and outputs them to a main signal transfer path 20 L formed by a delay line 22 and a distortion canceling path 20 A (or also called an auxiliary amplifier signal transfer path) 20 A; a variable attenuator
- the main amplifier signal transfer path 10 M and the linear signal transfer path 10 L constitute a distortion detecting loop for detecting a distortion that occurs in the main amplifier signal transfer path 10 M.
- the main signal transfer path 20 L and the distortion canceling path 20 A constitute a distortion canceling loop for canceling the distortion detected by the distortion detecting loop 10 .
- the feed-forward amplifier formed by such two loops 10 , 20 except the signal power dynamic range compressing circuit 10 DRC, is well-known in the art.
- the signal power dynamic range compressing circuit 10 DRC comprises: a directional coupler 14 that distributes the input signal to the delay line 15 and a compressing signal generator 16 ; the delay line 15 ; the compressing signal generator 16 ; and a directional coupler 17 that power-combines the outputs from the delay line 15 and the compressing signal generator 16 and provides the combined output to the main amplifier 18 .
- the compressing signal generator 16 generates a signal S PC for compressing the peak power or PAPR of the input signal S C to the main amplifier 18 .
- the input signal S IN is divided by the directional coupler 11 to two signals.
- the one of the two divided signals is provided via the variable attenuator 12 and the variable phase shifter 13 to the directional coupler 14 of the signal power dynamic range compressing circuit 10 RC.
- the signal fed to the directional coupler 14 is subdivided to two signals, which are provided via the delay line 15 and the compressing signal generator 16 , respectively, to the directional coupler 17 , wherein they are combined together.
- the combined output signal S C is fed to the main amplifier 18 .
- the output signal from the main amplifier 18 which contains a distortion component, is fed to the directional coupler 21 .
- the other of the two signals divided by the directional coupler 11 is provided via the delay line 19 to the directional coupler 21 .
- the output signal S MD from the directional coupler 21 provided via the delay line 22 to the directional coupler 26 .
- a signal S DD which is an anti-phase combined version of the output signals from the main amplifier 18 and the delay line 19 , is provided via the variable attenuator 23 , the variable phase shifter 24 and the auxiliary amplifier 25 to the directional coupler 26 .
- the output signals from the delay line 22 and the auxiliary amplifier 25 are anti-phase combined by the directional coupler 26 .
- the thus anti-phase combined output signal S OUT is provided to an amplifier output terminal T OUT .
- each of the directional directors 11 , 14 , 17 , 21 and 26 may be formed by a power combiner.
- the compressing signal generator 16 is to generate the compressing signal S PC that is combined with a signal S D on the delay line 15 to produce a combined signal vector S C such that the signal vector S D becomes constant in amplitude.
- the compressing signal generator 16 there are a circuit that generates the compressing signal S PC for compressing the peak power of the input signal and a circuit that generates the compressing signal S PC for compressing the PAPR.
- the signal power dynamic range compressing circuit 10 DRC compresses the peak power or PAPR of the input signal S IN to the main amplifier 18 .
- the compressing signal generator 16 In the case of compressing the peak power, the compressing signal generator 16 generates the compressing signal vector S PC that is nearly 180 ° out of phase with the signal vector S D as shown in FIG. 2. In this instance, as described in detail later on, the compressing signal generator 16 detects the peak power of an input signal S′ IN . The amplitude and phase of the input signal are detected by its simultaneous detection. The compressing signal generator 16 generates the compressing signal vector S PC that makes the amplitude of the signal vector S C a constant value. In this example, the compressing signal generator 16 produces, by its low-frequency oscillator, a tone signal (a single-frequency signal) that is 180° out of phase with the input signal, for instance.
- a tone signal a single-frequency signal
- the signal vector S C produced by the directional coupler 17 can be made constant. Having thus generated the compressing signal S PC , the compressing signal generator 16 holds its output until the detection of a peak power equal to or larger than a preset threshold value.
- the signal power dynamic range compressing circuit 10 DRC generates a peak-power-compressed combined signal S C that holds the output backoff of the main amplifier 18 within a desired range.
- the compressing signal S PC injected into the signal S D is regarded as a distortion generated in the main amplifier signal transfer path 10 M, and hence it is detected by the distortion detecting loop 10 and removed by a distortion canceling loop 20 .
- the peak-power-compressed combined signal S C permits high-efficiency amplification of the main amplifier 18 and decompression of the peak power component of the main amplifier input signal S D through rejection or cancellation of the compressed signal component contained in the main amplifier output in the distortion canceling loop 20 .
- the compressing signal S PC produced by the compressing signal generator 16 is, for example, a single-frequency signal (which is referred to also as a tone signal), which is frequency-converted to a band which is either different from or the same as the band of the feedforward amplifier input signal S IN .
- the input signal S IN and the compressing signal S PC are present in different bands as depicted in FIG. 3A.
- FIG. 3B shows the spectrum of the output from the main amplifier 18 .
- the input signal S IN and the compressing signal S PC both contain distortion components S IND and S PCD produced by the main amplifier.
- the compressing signal S PC is regarded as a distortion in the main amplifier path 20 L.
- the distortions S IND and S PCD by the main amplifier 18 are both detected and cancelled by the distortion canceling loop 20 .
- the compressing signal S PC compresses PAPR of the input signal S IN .
- the generation of the compressing signal S PC begins with the detection of PAPR of the input signal S IN , and if PAPR is equal to or higher than a preset value, the compressing signal generator 16 determines the vector of the compressing signal S PC that will make PAPR of the combined signal S C go down below the preset value. This provides the combined signal S C with PAPR of the input signal S IN compressed.
- the PAPR compressing signal S PC can be produced, as described later on, by detecting and smoothing the envelope of the input signal and frequency-converting the envelope-smoothed signal to a band different from or the same as that of the input signal S IN .
- FIG. 4A shows the case of injecting the PAPR compressing signal in a band higher than the transmission signal (the input signal S IN ).
- FIG. 4B shows the output spectrum from the main amplifier 18 , which contains distortion components S IND and S PCD caused by the main amplifier 18 .
- the compressing signal S PC is detected as one of the distortion components including S IN and S PCD as shown in FIG. 4C by the distortion detecting loop, and is cancelled by the distortion canceling loop 20 .
- PAPR of the input signal S IN can be compressed, for example, by increasing the average power, or determining the vector of the compressing signal S PC so that the peak power is compressed, or by the combined use of the both methods.
- Such a PAPR compressing signal S PC may be generated so that the amplitude of the combined signal S C takes a predetermined fixed value sufficiently smaller than a predictable peak of the input signal S IN .
- FIG. 2 shows the locus of the signal in an IQ plane obtained by quadrature detection of the combined signal S C .
- the envelope of the combined signal S C takes a constant value as indicated by the circle in FIG. 2.
- this compressing signal S PC will be referred to also as a constant-envelope signal.
- Such a compression of PAPR of the transmission signal permits compression of the output backoff of the main amplifier 18 . Further, it is possible to provide PAPR compression scheme that is completed within the transmitting circuit. Besides, the PAPR compression of the amplifier input signal reduces the output backoff, allowing high-efficiency amplification.
- FIG. 5 there is illustrated in block form the signal power dynamic range compressing circuit 10 DRC for peak power compression.
- the input signal to the signal power dynamic range compressing circuit 10 DRC is distributed by the directional coupler 14 to a linear signal transfer path 15 P formed by the delay line 15 and a compressing signal generating path 16 P formed by the compressing signal generator 16 .
- the compressing signal generator 16 is formed by a cascade connection of a level discriminator 161 , a peak power detector 162 , a low-frequency oscillator 163 , a frequency converter 165 , a variable phase shifter 166 and a variable gain amplifier 167 .
- the level discriminator 161 observes an instantaneous value of the amplitude of the distributed input signal S′ IN .
- the observed instantaneous amplitude value is compared with a threshold value L th preset in the level discriminator 161 , and only when the former is larger than the latter, the distributed input signal S′ IN is fed to the peak power detector 162 .
- the peak power detector 162 is formed by a quadrature detector, which quadrature-detects the input signal S′, fed from the output of the level discriminator 161 , detecting the vector (amplitude and phase values) of the input signal S′ IN during the peak power period. The thus detected amplitude and phase values are provided to the low-frequency oscillator 163 .
- the low-frequency oscillator 163 is formed by a synthesizer in which the amplitude and phase values can be set. To suppress the output backoff of the main amplifier 18 , the low-frequency oscillator is set so that its oscillation signal is nearly 180° out of phase with the phase value detected during the peak power period. That is, the phase value that is set in the low-frequency oscillator 163 is an anti-phase version the phase value detected by the peak power detector 162 .
- the amplitude value is chosen such that the combined signal S C estimated by the peak power detector 162 through numerical calculations will have a constant envelope.
- the vector of the compressing signal S PC is chosen such that the peak power of the combined signal S C will takes a predetermined value smaller than the above-mentioned threshold value L th . This permits generation of the compressing signal S PC of a vector that compresses the peak value of the input signal S′ IN .
- the output from the synthesizer (the low-frequency oscillator 163 ) is frequency-converted by the frequency converter 165 to a predetermined band, which may be the same as or different from the band of the amplifier input signal.
- the frequency-converted compressing signal is finally adjusted in amplitude and in phase by the variable phase shifter 166 and the variable gain amplifier 167 .
- the thus finally adjusted compressing signal is power-combined by the directional coupler 17 with the signal S D from the delay line 15 .
- the peak power of the input signal is compressed.
- the combined signal S C is distributed to the main amplifier 18 and partly to a control path 30 P by the directional coupler 17 .
- the variable gain amplifier 167 may be composed of a variable attenuator and an amplifier.
- the FIG. 5 embodiment uses a compressing signal adjustment part 30 that is provided in the control path 30 P by which to keep the level of the combined signal S C from exceeding the threshold value L th .
- the compressing signal adjustment part 30 is formed by a cascade connection of a level discriminator 31 , a peak power detector 32 and a control circuit 33 .
- the level discriminator 31 decides whether the peak power of the distributed combined signal S C is in excess of the threshold value L th , and if so, transfers the combined signal S C .
- the peak power detector 32 quadrature-detects the combined signal S C fed thereto to detect its phase and amplitude, and provides them to the control circuit 33 .
- control circuit 33 controls stepwise the phase shift amount of the variable shifter 166 and the amplification factor of the variable gain amplifier 167 by an adaptive algorithm so that the peak power of the combined signal S C becomes smaller than the threshold value L th .
- the control circuit 33 is formed by a microcomputer, which controls the variable phase shifter 166 and the variable gain amplifier 167 by a perturbation algorithm, least square estimation algorithm, or the like.
- the control operation of the control circuit 33 may be implemented by a digital or analog circuit.
- the variable gain amplifier 167 may be replaced with a variable attenuator, which also produces the above-described peak power compressing effect.
- the amplitude and phase values of the low-frequency oscillator 163 may also be placed under the control of the control circuit 33 as indicated by the broken lines in FIG. 5, in which case the variable phase shifter 166 and the variable gain amplifier 167 are omitted.
- the power dynamic range of the input signal S C to the main amplifier 18 can be compressed by the adaptive compression of its peak power, the output backoff of the main amplifier 18 can be reduced. This enables the main amplifier 18 to achieve high-efficiency amplification.
- FIG. 6 shows the drain efficiency that is improved by the present invention.
- the curves 6 A and 6 B represent the output power performance and the drain efficiency performance with respect to the input power. For example, in the case of an input signal of a 10-dB PAPR, a 4-dB compression of its peak power will provide a PAPR reduction of the input signal down to 6 dB. When no peak power compression is carried out, the 10-dB output backoff is needed, but the peak power compression reduces the backoff down to 6 dB.
- the 4-dB suppression of the backoff has improvement of the amplification efficiency of the main amplifier 18 as described below.
- the main amplifier 18 is a Class-A amplifier whose maximum drain efficiency is 50% at the saturation output power and whose output backoff is defined to be the difference between a 1-dB gain compression point and the operating point(output power)
- the drain efficiency can be improved to about 10% by the application of the present invention, whereas the drain efficiency is 4% or so when the present invention is not used.
- the present invention is effective in improving the amplification efficiency of the main amplifier 18 . And this does not ever generate either out-of-band leakage of power or intersymbol interference.
- FIG. 7 illustrates in block form a second embodiment of the signal power dynamic range compressing circuit 10 DRC.
- the signal generated by the low-frequency oscillator 163 of the compressing signal generator 16 in the FIG. 5 embodiment is modulated using a specific code.
- This scheme allows ease in detecting, by the peak power detector 32 , the peak power of the combined signal S C that is used to control the variable phase shifter 166 and the variable gain amplifier 167 .
- the compressing signal vector S PC from the low-frequency oscillator 163 is prone to undergo amplitude and phase variations under the influence of noise or the like.
- this embodiment With a view to increasing the stability of the compressing signal, this embodiment generates a PN (pseudo random noise) or similar specific code by a code generator 169 and provides it to a modulator 164 to modulate the tone signal from the low-frequency oscillator 165 .
- the thus modulated signal is provided via the frequency converter 165 , the variable phase shifter 166 and the variable gain amplifier 167 to the directional coupler 17 , wherein it is combined with the output from the linear signal transfer path 15 P, and the combined signal S C is applied to the main amplifier 18 .
- the level discriminator 31 monitors the peak power of the combined signal S C .
- the peak power detector 32 detects control variables of the variable phase shifter 166 and the variable gain amplifier 167 . At this time, the peak power detector 32 demodulates the input signal by the same code as that generated by the code generator 169 . This provides increased stability for he compressing signal S PC .
- the compressing signal S PC is frequency-converted and combined with the signal S D from the linear signal transfer path 15 P in the frequency band overlapping with that of the input signal S′ IN , the compressing signal component in the combined signal S C is detected, as part of the distortion developed in the main amplifier path, by the feed-forward-structured distortion detecting loop 10 and cancelled by the distortion canceling loop 20 in FIG. 1.
- the compressing signal component is not completely cancelled and remains in the transmission signal band, but it can be reduced down to a negligibly small value.
- the compressing signal may also be converted by the frequency converter 165 so that its component lies outside the frequency band of the input signal S′ IN , that is, outside the frequency band of the input signal S IN .
- FIGS. 5 and 7 detect and compress the peak power of the input signal, thereby compressing the dynamic range of the input signal power.
- the third embodiment is directed to the construction of the signal power dynamic range compressing circuit 10 DRC designed to compress the dynamic range of the input signal power through PAPR compression of the input signal.
- FIG. 8 illustrates in block form the signal power dynamic range compressing circuit 10 DRC according to this embodiment.
- the input signal S′ IN to the signal power dynamic range compressing circuit 10 DRC is distributed by the directional coupler 14 to the linear signal transfer path 15 P formed by the delay line 15 and the compressing signal generating path 16 P with the compressing signal generator 16 inserted therein.
- the compressing signal generator 16 is formed by a cascade connection of a quadrature detector 16 A, a constant-envelope signal generator 16 B, the frequency converter 165 , the variable phase shifter 166 and the variable gain amplifier 167 .
- the quadrature detector 16 A quadrature-detects the input signal thereto to observe or monitor its vector (phase and amplitude).
- the vector thus observed is provided to the constant-envelope signal generator 16 B, which detects the envelope of the input signal from the observed phase and amplitude and outputs a signal that makes the envelope constant. At this time, the constant-envelope signal generator 16 B sets the amplitude of the input signal to such a value that the combined signal S C will have a constant envelope. This provides a vector that compresses PAPR of the input signal.
- the output from the constant-envelope signal generator 16 B is frequency-converted by the frequency converter 165 to a predetermined band.
- the output may be frequency-converted to a band which is the same as or different from the band of the feed-forward amplifier input signal S IN .
- the frequency-converted compressing signal S PC is subjected to final adjustments to its amplitude and phase by the variable phase shifter 166 and the variable gain amplifier 167 , thereafter being injected by the power combiner 17 into the main amplifier input signal.
- the variable gain amplifier 167 may be substituted with a variable attenuator, in which case, too, the same results as mentioned above are obtainable.
- the power of the combined signal S C is partly distributed by the directional coupler 17 to the control path 30 P and provided to a PAPR detector 34 .
- the PAPR detector 34 detects ratio between the peak and average voltages of the input signal or between its peak power and average power. Only when the detected ratio is above a preset threshold value, the PAPR detector 34 quadrature-detects the input signal, and the control circuit 33 stepwise effects control for rendering the combined signal S C to a constant-envelope signal by an adaptive algorithm.
- the signals S D and S PC will be 180° out of phase with each other in the IQ plane after quadrature detection of the combined signal S C from the directional coupler 17 , but the vector of the combined signal S C does not always have a constant envelope.
- the control circuit 33 monitors the amplitude of the combined signal S C through the PAPR detector 34 , and controls the variable phase shifter 166 and the variable gain amplifier 167 to adjust the phase and amplitude of the compressing signal S PC so that the combined signal S C will have a predetermined amplitude value.
- variable gain amplifier 167 and the phase shifter 166 controls the amplitude and phase values of the constant-envelope signal S PC on the stepwise basis so that the combined signal S C will have a constant-envelope vector.
- This control can be provided by various adaptive algorithms such as the steepest descent method and the maximum likelihood estimation method.
- the PAPR detector 34 can be implemented, for instance, by a diode sensor, in place of the quadrature detector.
- a diode sensor of a small time constant is used.
- the sensor output is sampled to detect instantaneous values of the sensor input voltage, and the maximum one of the measured instantaneous value is used as the peak power value.
- a diode sensor of a large time constant is used; the sensor output is sampled and its average value is used as the average power. The same is true of the case where the diode sensor is replaced with a thermocouple sensor.
- the control circuit 33 is formed by a microcomputer, and controls the variable phase shifter 166 and the variable gain amplifier 167 by a perturbation algorithm, least square estimation algorithm, or the like.
- the variable gain amplifier 167 may be replaced with a variable attenuator, in which case, too, it is possible to achieve the same PAPR reduction as described above.
- This embodiment allows adaptive PAPR compression, and hence permits reduction of the output backoff of the main amplifier 18 and consequently its high-efficiency amplification.
- a 4-dB PAPR compression will reduce PAPR of the input signal to the main amplifier 18 by 4 dB. This permits reduction in the output backoff of 10 dB before the PAPR compression down to 6 dB.
- the 4-dB PAPR reduction has such an influence on the amplification efficiency of the main amplifier 18 as described below.
- the drain efficiency can be improved to about 10% by the application of the present invention, whereas the drain efficiency is 4% or so prior to the application of the invention.
- the present invention does not achieve complete PAPR compression, but ensures high-efficiency amplification of the main amplifier. And this does not ever develop out-of-band leakage of power and intersymbol interference.
- FIG. 9A illustrates in block form concrete examples of the quadrature detector 16 A and the constant-envelope signal generator 16 B in FIG. 8.
- the quadrature detector 16 A comprises reference signal oscillator 16 A 1 , for generating a reference signal S R , a phase shifter 16 A 2 for shifting the phase of the reference signal S R by 90°, and multipliers 16 A 3 and 16 A 4 that multiply the signal provided from the directional coupler 14 to the compressing signal generating path 16 P by the reference signal S R and its 90°-shifted version to generate in-phase component signal I an a quadrature component signal Q, respectively.
- the constant-envelope signal generator 16 B comprises square means 16 B 1 and 16 B 2 , an adder 16 B 3 , a root calculator 16 B 4 and a inverter 16 B 5 .
- the in-phase component signal I and the quadrature component signal Q from the quadrature detector 16 A are applied to the square means 16 A and 16 B, respectively, wherein their absolute values are squared, and the squared outputs are added together by the adder 16 B 3 .
- the adder output is fed to the root calculator 16 B 4 , wherein its square root is calculated to obtain an envelope signal of the input signal.
- This envelope signal is inverted by the inverter 16 B 5 , which provides a baseband constant-envelope signal.
- the baseband constant-envelope signal is applied to the frequency converter 165 in FIG. 8.
- FIG. 9B illustrates in block form an example in which the constant-envelope signal generator 16 B in FIG. 9A is formed as a digital calculator circuit, which is made up of A/D converters 16 BD 1 and 16 BD 2 , a digital signal processor (DSP) 16 BD and a D/A converter 16 BDA.
- the in-phase component signal I and the quadrature component signal Q from the quadrature detector 16 A are converted by A/D converters 16 BD 1 and 16 BD 2 to digital signals, respectively, which are provided to the digital signal processor 16 BD.
- the digital signal processor 16 BD performs the processing by the square means 16 B 1 and 166 B 2 , the adder 16 B 3 , the root calculator 16 B 4 and the inverter 16 B 5 in FIG. 9A through digital calculations using the two digital signals from the A/D converters 16 BD 1 and 16 BD 2 .
- the calculated result is provided to the D/A converter 16 BDA, which converts the input digital signal to analog form, outputting the baseband constant-envelope signal.
- FIG. 10 illustrates in block form a fourth embodiment of the present invention adapted for PAPR compression.
- the compressing signal generator 16 comprises the quadrature detector 16 A, the constant-envelope signal generator 16 B, the frequency converter 165 and the amplifier 168 .
- the quadrature detector 16 A performs quadrature detection of the input signal thereto to observe or monitor its vector (amplitude and phase value).
- the vector thus obtained is set by the constant-envelope signal generator 16 B to be nearly 180° out of phase with the amplifier input signal S IN so as to suppress its PAPR.
- the output from the constant-envelope signal generator 16 B is frequency-converted by the frequency converter 165 to a predetermined band. In this instance, the output may be frequency-converted to a band identical with or different from that of the feed-forward amplifier input signal S IN .
- the frequency-converted compressing signal S PC is adjusted in level by the amplifier 168 and combined by the directional coupler 17 with the signal S D from the delay line 15 , and the combined signal S C is applied to the main amplifier 18 .
- the control path 30 P is composed of the PAPR detector 34 and the control circuit 33 .
- the PAPR detector 34 detects the peak power and average power of the combined signal S C distributed from the directional coupler 17 , and only when the ratio between the peak power and the average power is in excess of a preset threshold value, quadrature-detects the combined signal S C to obtain its phase and amplitude. Based on the phase and amplitude thus detected, the control circuit 33 stepwise controls the amplitude and phase values of the constant-envelope signal generator 16 B so that PAPR of the main amplifier input signal goes down below the threshold value L th .
- the control circuit 33 is formed by a microprocessor and uses the perturbation algorithm, least square estimation algorithm, or the like.
- control circuit 33 controls the amplitude and phase values of the constant-envelope signal generator 16 B in a manner to compress PAPR of the input signal to the main amplifier 18 . This is equivalent to the PAPR suppression of the feed-forward amplifier input signal S IN in the base band.
- FIG. 11 illustrates in block form a fifth embodiment of the present invention, which uses an envelope detector 16 C as a substitute for the quadrature detector 16 A in the compressing signal generator 16 in the FIG. 8 embodiment.
- the scheme of this embodiment has the advantage of simplifying the configuration of the compressing signal generator 16 .
- This embodiment is identical in construction with the FIG. 8 embodiment except the above; no further description will be given.
- FIG. 12 illustrates in block form a sixth embodiment of the present invention, in which the feed-forward amplifier of FIG. 1 is provided with an arrangement that uses pilot signals to make adjustments for achieving the equilibrium of loops.
- a first pilot signal S P1 from a first pilot signal generator 101 is injected into the distortion detecting loop 10 by a first pilot injector 102 inserted in the input side of the directional coupler 11 .
- the first pilot signal S P1 is extracted by a first pilot extractor 103 inserted in the input side of the distortion injecting path (the auxiliary amplifier path) 20 A of the distortion canceling loop 20 , and the level of the extracted first pilot signal is detected by a first level detector 104 .
- the detected level is provided from the first level detector 104 to a first controller 105 , which controls the variable attenuator 12 and the variable phase shifter 13 so that the detected level by the first level detector 104 becomes minimum.
- the level of the second pilot signal S P2 is detected by a second level detector 204 , and the detected level is provided to a second controller 205 .
- the second controller 205 controls the variable attenuator 23 and the variable phase shifter 24 so that the detected level by the second level detector 204 is minimized.
- the amount of compensation for the nonlinear distortion of the feed-forward amplifier depends on the degree of equilibrium of each of the distortion detecting loop 10 and the distortion canceling loop 20 .
- the equilibrium adjustment accuracy is disclosed in Japanese Pat. Pub. Gazette No. 77330/95 entitled “Automatic Adjustment Circuit of Feed-Forward Amplifier.”
- phase and amplitude deviations for obtaining an amount of distortion compression above 30 dB are within ⁇ 2 degrees and with ⁇ 0.3 dB, respectively; thus, severe requirements are imposed on the degree of equilibrium of each of the distortion detecting loop and the distortion canceling loop and on completeness of the equilibrium adjustment.
- the transmission signal (input signal) S IN component distributed to the main amplifier signal transfer path 10 M is further divided by the directional coupler 14 of the dynamic range compressing circuit 10 DRC and the one divided signal component is linearly transferred to the main amplifier 18 via the delay line 15 and the directional coupler 17 .
- the temporal transfer characteristic of this signal is not affected by the compressing signal generator 16 . Accordingly, the first pilot signal S P1 reaches the main amplifier 18 via the same path as the transmission signal S IN ; hence, the compressing signal generator 16 does not exerts any influence on the phase and amplitude of the first pilot signal S P1 .
- the first pilot signal S P1 component distributed by the directional coupler 14 to the compressing signal generator 16 together with the transmission signal component can be prevented from affecting the transmission characteristic of the combined signal S C , for example, by inserting a notch filter (not shown) in the compressing signal generation path 16 P at an arbitrary position for rejecting the first pilot signal S P1 . Accordingly, the equilibrium adjustment of the distortion detecting loop 10 using the first pilot signal S P1 can be made correctly as in the prior art. Hence, the injection of the compressing signal into the input to the main amplifier 18 will not affect the method for achieving the equilibrium of the distortion detecting loop 10 through the use of the pilot signal S P1 .
- the injection of the first pilot signal S P1 into the distortion detecting loop 10 will not constitute any obstacle to the peak power or PAPR compression effect by the compressing signal because the compressing signal vector is generated which compresses the peak power or PAPR of the input signal S IN , including the first pilot signal S P1 .
- FIG. 13 illustrates in block form a seventh embodiment of the present invention, which provides increased amplification efficiency by using a high-efficiency amplification techniques through drain voltage control of the main amplifier, in combination with the high-efficiency-oriented scheme that reduces the output backoff of the main amplifier 18 through the use of the compressing signal as described above.
- This can be done by the technique for high-efficiency amplification of the main amplifier 18 and the technique for increasing the amplification efficiency by reducing the output backoff of the main amplifier 18 according to the present invention.
- the combined use of these techniques produces a synergistic effect to achieve higher-efficiency amplification. For example, as depicted in FIG.
- the saturation voltage of the main amplifier 18 is controlled by a DC/DC converter 18 DC to thereby increase the efficiency at the time of controlling the transmitting power and the output backoff of the main amplifier 18 is reduced by the present invention—this increases the efficiency of the feed-forward amplifier in its entirety.
- the voltage from a DC power supply 18 PS is controlled by the DC/DC converter 18 DC, from which it is fed to the drain of the final-stage FET.
- a control circuit 18 C responds to a transmitting output control signal to control the DC/DC converter 18 DC to change its converted voltage, thereby controlling the saturation voltage of the final-stage FET.
- the control circuit 18 C instructs the DC/DC converter 18 DC to convert the input voltage to a predetermined small first drain voltage; when the transmitting output is larger than the predetermined value, the control circuit 18 C controls the converter 18 DC to converter the input voltage to a predetermined second drain voltage higher than the first drain voltage.
- the transmitting output control signal may be, for example, an output signal obtained by envelope-detecting the input signal S IN .
- the signal power dynamic range compressing circuit does not clip the input signal, but instead generates a compressing signal based on the input signal, and power-combines the compressing signal with the input signal having passed through the linear signal transfer path to thereby compress the signal power dynamic range; hence, no out-of-band leakage of power occurs.
- the phase of the compressing signal is set in accordance with the input signal, the signal power dynamic range can effectively compressed even in the case where the input signal is a modulated wave and its phase varies. In consequence, the present invention brings about such advantages as listed below.
- the feed-forward amplifier can be implemented with a simple circuit construction.
- a synergistic effect can be produced by combining the present invention with the technique for higher efficiency of the main amplifier.
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
- Control Of Amplification And Gain Control (AREA)
Abstract
Description
- The present invention relates to a feed-forward amplifier that is used mainly for high-frequency power amplification in multi-carrier radio communications and a high-efficiency power amplifying method using the feed-forward amplifier.
- Recently multi-carrier radio communication schemes are widespread which permit high-speed transmission through the use of plural narrow-band carriers. As compared with a single-carrier communication, the multi-carrier transmission is less susceptible to fading or some other influences of propagation path variations, and hence it is more robust against delayed waves. Furthermore, the multi-carrier radio communication which use plural narrow-band carriers possesses the advantages of simplifying radio circuitry and relaxing the requirements imposed on the radio circuit used.
- The multi-carrier radio communication schemes, which are advantageous for high-speed transmission as mentioned above, have been practiced in microwave communications and a multi-channel access system.
- In recent years there has been proposed an OFDM (Orthogonal Frequency Division Multiplexing) radio communication scheme intended for high-speed transmission in the microwave band. In the field of broadcasting the application of the OFDM system to the next-generation digital television is now under study.
- These multi-carrier radio communication schemes contain various features, but they have such problems as an increase in out-of-band leakage power due to intermodulation distortion by transmitters and the occurrence of intersymbol interference. The intermodulation distortion by transmitters occurs, for example, in a frequency converter or power amplifier. In particular, the influence of the nonlinearity of the power amplifier is serious. In this reason, the multi-carrier radio communication is indispensable of linear power amplification. As a linear power amplifier, a feed-forward amplifier is well-known as a power amplifier capable of removing the nonlinear distortion. The feed-forward amplifier consists of a distortion detecting loop containing a main amplifier and a distortion canceling loop containing an auxiliary amplifier.
- In general, simultaneous amplification of two or more carriers by a power amplifier will generate the intermodulation distortion unless the output backoff of the power amplifier is provided corresponding to PAPR (Peak-to-Average Power Ratio). Accordingly, the power amplifier needs to be sufficiently high in its saturation output power as compared with the average power of the output signal; this degrades the amplification efficiency. The same is true of the main amplifier in the feed-forward amplifier.
- The efficiency of the main amplifier can be enhanced by means of a push-pull circuit of Class-B bias condition or the like. The nonlinear distortion by the main amplifier can be compensated for by a conventional feed-forward amplifier. According to, for instance, literature (Toshio NOJIMA and Shoichi NARAHASI, “Extremely Low-Distortion Multi-Carrier Amplifier for Mobile Communication Systems,” Technical Report of IEICEJ Radio Communication System Study Group, RCS90-4, 1990), in the case where the saturation output of the main amplifier is 100 W, the saturation output of the auxiliary amplifier is ⅛ that of the main amplifier. GaAs-MESFETs (Metal Semiconductor Field Effect Transistors) are used as semiconductor amplifying elements of the main and auxiliary amplifiers. If the drain voltage and current of the MESFET of the main amplifier and auxiliary amplifier operated on 1.5-GHz band are 12 V, 20 A, and 12V, 5A respectively, the drain efficiency of the feed-forward amplifier is about 5% or below under the Class-A bias condition. By using a Class-B push-pull amplifier or similar high-efficiency amplifier circuit and a Class-A amplifier circuit as the main amplifier and the auxiliary amplifier of the feed-forward amplifier, respectively, it is possible to obtain a drain efficiency of approximately 10% or below.
- Moreover, enhancement of the power efficiency of the feed-forward amplifier requires further improvement of the drain efficiency of the main amplifier. As a method for performing high-efficiency amplification while achieving linear amplification, there has been proposed a method using a drain voltage control scheme (Koji CHIBA, Toshio NOJIMA and Shigeru TOMISATO, “Bi-Directional Feed-Forward Drain-Voltage-Controlled Amplifier (BDF-DVCA)”, Technical Report of IEICEJ Radio Communication System Study Group, RCS89-33, 1989). This method increases the drain efficiency by an equivalent reduction of the output backoff of the amplifier using drain voltage control.
- The drain voltage control scheme modulates the power to be supplied to such a semiconductor device as a FET. For example, in a base-station power amplifier of a 100-W average output power, if the drain efficiency of a final-stage FET is 50% (which is theoretically maximum under the Class-A bias condition), the power supply to the final-stage FET is 200 W. When the drain voltage of the FET is 10 V, the drain current is 20 A. Control of such a large current is effected by the FET or the like. With higher-output power amplifiers, however, it becomes more difficult to achieve low-loss drain voltage control due to a loss such as an on internal resistance of the FET that controls the large current.
- It is therefore an object of the present invention to provide a method that reduces the output backoff of the main amplifier while retaining a distortion compensating ability equal to or higher than that of the conventional feed-forward amplifier, and a high-efficiency feed-forward amplifier using the method.
- According to the present invention, there is provided a feed-forward amplifier that has a distortion detecting loop for detecting a distortion component and a distortion canceling loop following to the distortion detecting loop, for canceling the distortion component and amplifies the power of an input transmission signal, wherein:
- the distortion detecting loop comprises:
- a main amplifier path containing a main amplifier;
- a signal power dynamic range compressing circuit inserted in the main amplifier path at the input side of the main amplifier, for compressing the power dynamic range of the input signal;
- a first linear signal transfer path;
- a first directional coupler for dividing the transmission signal to the main amplifier path and the first linear signal transfer path; and
- a second directional coupler for power-combining the output signals from the main amplifier path and the first linear signal transfer path and for dividing the combined output signal to two combined outputs;
- the distortion canceling loop comprises:
- a second linear signal transfer path supplied with the one combined output from the second directional coupler, for transferring the supplied combined output;
- an auxiliary amplifier path containing the auxiliary amplifier and supplied with the other combined output from the second directional coupler, for transferring the supplied combined output; and
- a third directional coupler for power-combining the outputs from the second linear signal transfer path and the auxiliary amplifier path and for outputting the power-combined transmission signal; and
- the signal power dynamic range compressing circuit comprises:
- a fourth directional coupler for dividing a signal on the main amplifier path to two signals and for outputting the two divided signals;
- a third linear signal transfer path for linearly transferring the one of the two divided signals from the fourth directional coupler;
- a compressing signal generator for generating a compressing signal that makes the envelope of the one divided signal constant based on the other divided signal from the fourth directional coupler; and
- a fifth directional coupler for power-combining the output signal from the third linear signal transfer path and the compressing signal from the compressing signal generator and for providing the power-combined output to the main amplifier.
- FIG. 1 is a diagram illustrating the basic circuit construction of the feed-forward amplifier according to the present invention;
- FIG. 2 is a diagram showing the vector of a power amplifier input, for explaining how a compressing signal works;
- FIG. 3A is a graph showing the spectra of an input signal and a peak voltage compressing signal;
- FIG. 3B is a graph showing the spectrum of a main amplifier output signal;
- FIG. 3C is a graph showing the spectrum of a distortion detected by a distortion detecting loop;
- FIG. 4A is a graph showing the spectra of an input signal and a PAPR compressing signal;
- FIG. 4B is a graph showing the spectrum of a main amplifier output signal;
- FIG. 4C is a graph showing the spectrum of a distortion detected by the distortion detecting loop;
- FIG. 5 is a block diagram of a dynamic range compressing circuit in a first embodiment of the present invention;
- FIG. 6 is a graph conceptually showing operation characteristics, for explaining the amplification efficiency of a power amplifier embodying the present invention;
- FIG. 7 is a block diagram of a dynamic range compressing circuit in a second embodiment of the present invention;
- FIG. 8 is a block diagram of a dynamic range compressing circuit in a third embodiment of the present invention;
- FIG. 9A is a block diagram depicting concrete examples of a
quadrature detector 16A and a constant-envelope signal generator 16B in FIG. 8; - FIG. 9B is a block diagram depicting the circuit configuration for digital signal processing of the operation of the constant-
envelope signal generator 16B in FIG. 9A; - FIG. 10 is a block diagram of a dynamic range compressing circuit in a fourth embodiment of the present invention;
- FIG. 11 is a block diagram of a dynamic range compressing circuit in a fifth embodiment of the present invention;
- FIG. 12 is a block diagram depicting a sixth embodiment of the present invention which employs first and second pilot signals for equilibrium adjustment; and
- FIG. 13 is a block diagram depicting a seventh embodiment of the present invention combined with a high efficiency scheme by drain voltage control of the main amplifier.
- FIG. 1 illustrates in block form the basic construction of the feed-forward amplifier according to the present invention. As depicted in FIG. 1, the feed-forward amplifier comprises: a
directional coupler 11 for dividing an input signal (which is also a transmission signal to be transmitted via the feed-forward amplifier) SIN at an input terminal TIN to a main amplifiersignal transfer path 10M and a linearsignal transfer path 10L; avariable attenuator 12, avariable phase shifter 13, a signal power dynamic range compressing circuit 10DRC and amain amplifier 18 interposed in series with the main amplifiersignal transfer path 10M; adelay line 19 forming a linearsignal transfer path 10L; adirectional coupler 21 that generates sum and difference components of the outputs from the main amplifiersignal transfer path 10M and the linearsignal transfer path 10L and outputs them to a mainsignal transfer path 20L formed by adelay line 22 and adistortion canceling path 20A (or also called an auxiliary amplifier signal transfer path) 20A; avariable attenuator 23, avariable phase shifter 24 and anauxiliary amplifier 25 interposed in series with thedistortion canceling path 20A; and adirectional coupler 26 for power-combining the outputs from the mainsignal transfer path 20L and thedistortion canceling path 20A. - The main amplifier
signal transfer path 10M and the linearsignal transfer path 10L constitute a distortion detecting loop for detecting a distortion that occurs in the main amplifiersignal transfer path 10M. The mainsignal transfer path 20L and thedistortion canceling path 20A constitute a distortion canceling loop for canceling the distortion detected by thedistortion detecting loop 10. The feed-forward amplifier formed by such twoloops - The signal power dynamic range compressing circuit10DRC comprises: a
directional coupler 14 that distributes the input signal to thedelay line 15 and acompressing signal generator 16; thedelay line 15; thecompressing signal generator 16; and adirectional coupler 17 that power-combines the outputs from thedelay line 15 and thecompressing signal generator 16 and provides the combined output to themain amplifier 18. The compressingsignal generator 16 generates a signal SPC for compressing the peak power or PAPR of the input signal SC to themain amplifier 18. - The input signal SIN is divided by the
directional coupler 11 to two signals. The one of the two divided signals is provided via thevariable attenuator 12 and thevariable phase shifter 13 to thedirectional coupler 14 of the signal power dynamic range compressing circuit 10RC. The signal fed to thedirectional coupler 14 is subdivided to two signals, which are provided via thedelay line 15 and thecompressing signal generator 16, respectively, to thedirectional coupler 17, wherein they are combined together. The combined output signal SC is fed to themain amplifier 18. The output signal from themain amplifier 18, which contains a distortion component, is fed to thedirectional coupler 21. The other of the two signals divided by thedirectional coupler 11 is provided via thedelay line 19 to thedirectional coupler 21. - The output signal SMD from the
directional coupler 21 provided via thedelay line 22 to thedirectional coupler 26. A signal SDD, which is an anti-phase combined version of the output signals from themain amplifier 18 and thedelay line 19, is provided via thevariable attenuator 23, thevariable phase shifter 24 and theauxiliary amplifier 25 to thedirectional coupler 26. - Further, the output signals from the
delay line 22 and theauxiliary amplifier 25 are anti-phase combined by thedirectional coupler 26. The thus anti-phase combined output signal SOUT is provided to an amplifier output terminal TOUT. - In the feed-forward amplifier of FIG. 1 each of the
directional directors - With reference to FIG. 2 showing the vector of the input signal to the main amplifier8, a description will be given of the principles of operation of the feed-forward application according to the present invention. The compressing
signal generator 16 is to generate the compressing signal SPC that is combined with a signal SD on thedelay line 15 to produce a combined signal vector SC such that the signal vector SD becomes constant in amplitude. As will be described later on, as the compressingsignal generator 16 there are a circuit that generates the compressing signal SPC for compressing the peak power of the input signal and a circuit that generates the compressing signal SPC for compressing the PAPR. The signal power dynamic range compressing circuit 10DRC compresses the peak power or PAPR of the input signal SIN to themain amplifier 18. - In the case of compressing the peak power, the compressing
signal generator 16 generates the compressing signal vector SPC that is nearly 180° out of phase with the signal vector SD as shown in FIG. 2. In this instance, as described in detail later on, the compressingsignal generator 16 detects the peak power of an input signal S′IN. The amplitude and phase of the input signal are detected by its simultaneous detection. The compressingsignal generator 16 generates the compressing signal vector SPC that makes the amplitude of the signal vector SC a constant value. In this example, the compressingsignal generator 16 produces, by its low-frequency oscillator, a tone signal (a single-frequency signal) that is 180° out of phase with the input signal, for instance. As a result, the signal vector SC produced by thedirectional coupler 17 can be made constant. Having thus generated the compressing signal SPC, the compressingsignal generator 16 holds its output until the detection of a peak power equal to or larger than a preset threshold value. - As described above, the signal power dynamic range compressing circuit10DRC generates a peak-power-compressed combined signal SC that holds the output backoff of the
main amplifier 18 within a desired range. The compressing signal SPC injected into the signal SD is regarded as a distortion generated in the main amplifiersignal transfer path 10M, and hence it is detected by thedistortion detecting loop 10 and removed by adistortion canceling loop 20. It must be noted here that the peak-power-compressed combined signal SC permits high-efficiency amplification of themain amplifier 18 and decompression of the peak power component of the main amplifier input signal SD through rejection or cancellation of the compressed signal component contained in the main amplifier output in thedistortion canceling loop 20. - The compressing signal SPC produced by the compressing
signal generator 16 is, for example, a single-frequency signal (which is referred to also as a tone signal), which is frequency-converted to a band which is either different from or the same as the band of the feedforward amplifier input signal SIN. In this example, the input signal SIN and the compressing signal SPC are present in different bands as depicted in FIG. 3A. FIG. 3B shows the spectrum of the output from themain amplifier 18. The input signal SIN and the compressing signal SPC both contain distortion components SIND and SPCD produced by the main amplifier. In this case, too, the compressing signal SPC is regarded as a distortion in themain amplifier path 20L. The distortions SIND and SPCD by themain amplifier 18 are both detected and cancelled by thedistortion canceling loop 20. - By canceling the component of the compressing signal SPC in the
distortion canceling loop 20 as described above, it is possible to offer a peak power compressing scheme that is closed within the transmitting circuit. That is, the compressing signal power-combined with the transmission signal at the transmitting side need not be cancelled at the receiving side. - While in the above the compressing signal SPC has been described to be a tone signal, it may be a modulated wave as described later on.
- Next, a description will be given of the PAPR compression by the compressing
signal generator 16. The basic principle is the same as that for the before-mentioned peak power compression, but in this instance, the compressing signal SPC compresses PAPR of the input signal SIN. The generation of the compressing signal SPC begins with the detection of PAPR of the input signal SIN, and if PAPR is equal to or higher than a preset value, the compressingsignal generator 16 determines the vector of the compressing signal SPC that will make PAPR of the combined signal SC go down below the preset value. This provides the combined signal SC with PAPR of the input signal SIN compressed. The PAPR compressing signal SPC can be produced, as described later on, by detecting and smoothing the envelope of the input signal and frequency-converting the envelope-smoothed signal to a band different from or the same as that of the input signal SIN. - FIG. 4A shows the case of injecting the PAPR compressing signal in a band higher than the transmission signal (the input signal SIN). FIG. 4B shows the output spectrum from the
main amplifier 18, which contains distortion components SIND and SPCD caused by themain amplifier 18. The compressing signal SPC is detected as one of the distortion components including SIN and SPCD as shown in FIG. 4C by the distortion detecting loop, and is cancelled by thedistortion canceling loop 20. PAPR of the input signal SIN can be compressed, for example, by increasing the average power, or determining the vector of the compressing signal SPC so that the peak power is compressed, or by the combined use of the both methods. - Such a PAPR compressing signal SPC may be generated so that the amplitude of the combined signal SC takes a predetermined fixed value sufficiently smaller than a predictable peak of the input signal SIN. FIG. 2 shows the locus of the signal in an IQ plane obtained by quadrature detection of the combined signal SC. In this case, the envelope of the combined signal SC takes a constant value as indicated by the circle in FIG. 2. In the embodiments described later on, this compressing signal SPC will be referred to also as a constant-envelope signal.
- Such a compression of PAPR of the transmission signal permits compression of the output backoff of the
main amplifier 18. Further, it is possible to provide PAPR compression scheme that is completed within the transmitting circuit. Besides, the PAPR compression of the amplifier input signal reduces the output backoff, allowing high-efficiency amplification. - In FIG. 5 there is illustrated in block form the signal power dynamic range compressing circuit10DRC for peak power compression. The input signal to the signal power dynamic range compressing circuit 10DRC is distributed by the
directional coupler 14 to a linearsignal transfer path 15P formed by thedelay line 15 and a compressingsignal generating path 16P formed by the compressingsignal generator 16. The compressingsignal generator 16 is formed by a cascade connection of alevel discriminator 161, apeak power detector 162, a low-frequency oscillator 163, afrequency converter 165, avariable phase shifter 166 and avariable gain amplifier 167. Thelevel discriminator 161 observes an instantaneous value of the amplitude of the distributed input signal S′IN. The observed instantaneous amplitude value is compared with a threshold value Lth preset in thelevel discriminator 161, and only when the former is larger than the latter, the distributed input signal S′IN is fed to thepeak power detector 162. Thepeak power detector 162 is formed by a quadrature detector, which quadrature-detects the input signal S′, fed from the output of thelevel discriminator 161, detecting the vector (amplitude and phase values) of the input signal S′IN during the peak power period. The thus detected amplitude and phase values are provided to the low-frequency oscillator 163. - The low-
frequency oscillator 163 is formed by a synthesizer in which the amplitude and phase values can be set. To suppress the output backoff of themain amplifier 18, the low-frequency oscillator is set so that its oscillation signal is nearly 180° out of phase with the phase value detected during the peak power period. That is, the phase value that is set in the low-frequency oscillator 163 is an anti-phase version the phase value detected by thepeak power detector 162. On the other hand, the amplitude value is chosen such that the combined signal SC estimated by thepeak power detector 162 through numerical calculations will have a constant envelope. That is, the vector of the compressing signal SPC is chosen such that the peak power of the combined signal SC will takes a predetermined value smaller than the above-mentioned threshold value Lth. This permits generation of the compressing signal SPC of a vector that compresses the peak value of the input signal S′IN. - The output from the synthesizer (the low-frequency oscillator163) is frequency-converted by the
frequency converter 165 to a predetermined band, which may be the same as or different from the band of the amplifier input signal. The frequency-converted compressing signal is finally adjusted in amplitude and in phase by thevariable phase shifter 166 and thevariable gain amplifier 167. The thus finally adjusted compressing signal is power-combined by thedirectional coupler 17 with the signal SD from thedelay line 15. As the result of this, the peak power of the input signal is compressed. In this embodiment, the combined signal SC is distributed to themain amplifier 18 and partly to acontrol path 30P by thedirectional coupler 17. Thevariable gain amplifier 167 may be composed of a variable attenuator and an amplifier. - In the basic configuration depicted in FIG. 1, since the vector of the input signal SIN varies with time, there is the possibility that the instantaneous amplitude value of the combined signal SC, obtained by combining the vectors of the output signal SD from the
delay line 15 and the compressing signal SPC, exceeds the predetermined threshold value Lth before the next peak value of the signal S′IN is detected by thelevel discriminator 161. - To avoid this, the FIG. 5 embodiment uses a compressing
signal adjustment part 30 that is provided in thecontrol path 30P by which to keep the level of the combined signal SC from exceeding the threshold value Lth. The compressingsignal adjustment part 30 is formed by a cascade connection of alevel discriminator 31, apeak power detector 32 and acontrol circuit 33. Thelevel discriminator 31 decides whether the peak power of the distributed combined signal SC is in excess of the threshold value Lth, and if so, transfers the combined signal SC. Thepeak power detector 32 quadrature-detects the combined signal SC fed thereto to detect its phase and amplitude, and provides them to thecontrol circuit 33. Based on the phase and amplitude thus detected, thecontrol circuit 33 controls stepwise the phase shift amount of thevariable shifter 166 and the amplification factor of thevariable gain amplifier 167 by an adaptive algorithm so that the peak power of the combined signal SC becomes smaller than the threshold value Lth. - The
control circuit 33 is formed by a microcomputer, which controls thevariable phase shifter 166 and thevariable gain amplifier 167 by a perturbation algorithm, least square estimation algorithm, or the like. The control operation of thecontrol circuit 33 may be implemented by a digital or analog circuit. Thevariable gain amplifier 167 may be replaced with a variable attenuator, which also produces the above-described peak power compressing effect. The amplitude and phase values of the low-frequency oscillator 163 may also be placed under the control of thecontrol circuit 33 as indicated by the broken lines in FIG. 5, in which case thevariable phase shifter 166 and thevariable gain amplifier 167 are omitted. - According to this embodiment, since the power dynamic range of the input signal SC to the
main amplifier 18 can be compressed by the adaptive compression of its peak power, the output backoff of themain amplifier 18 can be reduced. This enables themain amplifier 18 to achieve high-efficiency amplification. - FIG. 6 shows the drain efficiency that is improved by the present invention. The
curves - The 4-dB suppression of the backoff has improvement of the amplification efficiency of the
main amplifier 18 as described below. Assuming that themain amplifier 18 is a Class-A amplifier whose maximum drain efficiency is 50% at the saturation output power and whose output backoff is defined to be the difference between a 1-dB gain compression point and the operating point(output power), the drain efficiency can be improved to about 10% by the application of the present invention, whereas the drain efficiency is 4% or so when the present invention is not used. Thus, even if the peak power is not completely compressed, the present invention is effective in improving the amplification efficiency of themain amplifier 18. And this does not ever generate either out-of-band leakage of power or intersymbol interference. - FIG. 7 illustrates in block form a second embodiment of the signal power dynamic range compressing circuit10DRC. In this embodiment the signal generated by the low-
frequency oscillator 163 of thecompressing signal generator 16 in the FIG. 5 embodiment is modulated using a specific code. This scheme allows ease in detecting, by thepeak power detector 32, the peak power of the combined signal SC that is used to control thevariable phase shifter 166 and thevariable gain amplifier 167. The compressing signal vector SPC from the low-frequency oscillator 163 is prone to undergo amplitude and phase variations under the influence of noise or the like. With a view to increasing the stability of the compressing signal, this embodiment generates a PN (pseudo random noise) or similar specific code by acode generator 169 and provides it to amodulator 164 to modulate the tone signal from the low-frequency oscillator 165. The thus modulated signal is provided via thefrequency converter 165, thevariable phase shifter 166 and thevariable gain amplifier 167 to thedirectional coupler 17, wherein it is combined with the output from the linearsignal transfer path 15P, and the combined signal SC is applied to themain amplifier 18. - In the
path 30P (composed of thedirectional coupler 17, thelevel discriminator 31, thepeak power detector 32 and the control circuit 33) for monitoring the peak power of the combined signal SC, thelevel discriminator 31 monitors the peak power of the combined signal SC. Thepeak power detector 32 detects control variables of thevariable phase shifter 166 and thevariable gain amplifier 167. At this time, thepeak power detector 32 demodulates the input signal by the same code as that generated by thecode generator 169. This provides increased stability for he compressing signal SPC. - As is the case with the first embodiment, even if the compressing signal SPC is frequency-converted and combined with the signal SD from the linear
signal transfer path 15P in the frequency band overlapping with that of the input signal S′IN, the compressing signal component in the combined signal SC is detected, as part of the distortion developed in the main amplifier path, by the feed-forward-structureddistortion detecting loop 10 and cancelled by thedistortion canceling loop 20 in FIG. 1. In practice, the compressing signal component is not completely cancelled and remains in the transmission signal band, but it can be reduced down to a negligibly small value. The compressing signal may also be converted by thefrequency converter 165 so that its component lies outside the frequency band of the input signal S′IN, that is, outside the frequency band of the input signal SIN. - The embodiments of FIGS. 5 and 7 detect and compress the peak power of the input signal, thereby compressing the dynamic range of the input signal power. The third embodiment is directed to the construction of the signal power dynamic range compressing circuit10DRC designed to compress the dynamic range of the input signal power through PAPR compression of the input signal.
- FIG. 8 illustrates in block form the signal power dynamic range compressing circuit10DRC according to this embodiment. The input signal S′IN to the signal power dynamic range compressing circuit 10DRC is distributed by the
directional coupler 14 to the linearsignal transfer path 15P formed by thedelay line 15 and the compressingsignal generating path 16P with the compressingsignal generator 16 inserted therein. The compressingsignal generator 16 is formed by a cascade connection of aquadrature detector 16A, a constant-envelope signal generator 16B, thefrequency converter 165, thevariable phase shifter 166 and thevariable gain amplifier 167. Thequadrature detector 16A quadrature-detects the input signal thereto to observe or monitor its vector (phase and amplitude). The vector thus observed is provided to the constant-envelope signal generator 16B, which detects the envelope of the input signal from the observed phase and amplitude and outputs a signal that makes the envelope constant. At this time, the constant-envelope signal generator 16B sets the amplitude of the input signal to such a value that the combined signal SC will have a constant envelope. This provides a vector that compresses PAPR of the input signal. - The output from the constant-
envelope signal generator 16B is frequency-converted by thefrequency converter 165 to a predetermined band. In this instance, the output may be frequency-converted to a band which is the same as or different from the band of the feed-forward amplifier input signal SIN. The frequency-converted compressing signal SPC is subjected to final adjustments to its amplitude and phase by thevariable phase shifter 166 and thevariable gain amplifier 167, thereafter being injected by thepower combiner 17 into the main amplifier input signal. Thevariable gain amplifier 167 may be substituted with a variable attenuator, in which case, too, the same results as mentioned above are obtainable. The power of the combined signal SC is partly distributed by thedirectional coupler 17 to thecontrol path 30P and provided to aPAPR detector 34. ThePAPR detector 34 detects ratio between the peak and average voltages of the input signal or between its peak power and average power. Only when the detected ratio is above a preset threshold value, thePAPR detector 34 quadrature-detects the input signal, and thecontrol circuit 33 stepwise effects control for rendering the combined signal SC to a constant-envelope signal by an adaptive algorithm. - That is, the signals SD and SPC will be 180° out of phase with each other in the IQ plane after quadrature detection of the combined signal SC from the
directional coupler 17, but the vector of the combined signal SC does not always have a constant envelope. To avoid this, thecontrol circuit 33 monitors the amplitude of the combined signal SC through thePAPR detector 34, and controls thevariable phase shifter 166 and thevariable gain amplifier 167 to adjust the phase and amplitude of the compressing signal SPC so that the combined signal SC will have a predetermined amplitude value. In other words, thevariable gain amplifier 167 and thephase shifter 166 controls the amplitude and phase values of the constant-envelope signal SPC on the stepwise basis so that the combined signal SC will have a constant-envelope vector. This control can be provided by various adaptive algorithms such as the steepest descent method and the maximum likelihood estimation method. - The
PAPR detector 34 can be implemented, for instance, by a diode sensor, in place of the quadrature detector. In the case of measuring the peak power, a diode sensor of a small time constant is used. The sensor output is sampled to detect instantaneous values of the sensor input voltage, and the maximum one of the measured instantaneous value is used as the peak power value. In the case of measuring the average power, a diode sensor of a large time constant is used; the sensor output is sampled and its average value is used as the average power. The same is true of the case where the diode sensor is replaced with a thermocouple sensor. - The
control circuit 33 is formed by a microcomputer, and controls thevariable phase shifter 166 and thevariable gain amplifier 167 by a perturbation algorithm, least square estimation algorithm, or the like. Thevariable gain amplifier 167 may be replaced with a variable attenuator, in which case, too, it is possible to achieve the same PAPR reduction as described above. - This embodiment allows adaptive PAPR compression, and hence permits reduction of the output backoff of the
main amplifier 18 and consequently its high-efficiency amplification. For example, as described previously with reference to FIG. 6, in the case of an input signal with a 10-dB PAPR, a 4-dB PAPR compression will reduce PAPR of the input signal to themain amplifier 18 by 4 dB. This permits reduction in the output backoff of 10 dB before the PAPR compression down to 6 dB. The 4-dB PAPR reduction has such an influence on the amplification efficiency of themain amplifier 18 as described below. Assuming that themain amplifier 18 is a Class-A amplifier whose maximum drain efficiency is 50% at the saturation output power and whose output backoff is defined to be the difference between a 1-dB gain compression point and the operating point, the drain efficiency can be improved to about 10% by the application of the present invention, whereas the drain efficiency is 4% or so prior to the application of the invention. Thus, the present invention does not achieve complete PAPR compression, but ensures high-efficiency amplification of the main amplifier. And this does not ever develop out-of-band leakage of power and intersymbol interference. - FIG. 9A illustrates in block form concrete examples of the
quadrature detector 16A and the constant-envelope signal generator 16B in FIG. 8. Thequadrature detector 16A comprises reference signal oscillator 16A1, for generating a reference signal SR, a phase shifter 16A2 for shifting the phase of the reference signal SR by 90°, and multipliers 16A3 and 16A4 that multiply the signal provided from thedirectional coupler 14 to the compressingsignal generating path 16P by the reference signal SR and its 90°-shifted version to generate in-phase component signal I an a quadrature component signal Q, respectively. - The constant-
envelope signal generator 16B comprises square means 16B1 and 16B2, an adder 16B3, a root calculator 16B4 and a inverter 16B5. The in-phase component signal I and the quadrature component signal Q from thequadrature detector 16A are applied to the square means 16A and 16B, respectively, wherein their absolute values are squared, and the squared outputs are added together by the adder 16B3. The adder output is fed to the root calculator 16B4, wherein its square root is calculated to obtain an envelope signal of the input signal. This envelope signal is inverted by the inverter 16B5, which provides a baseband constant-envelope signal. The baseband constant-envelope signal is applied to thefrequency converter 165 in FIG. 8. - FIG. 9B illustrates in block form an example in which the constant-
envelope signal generator 16B in FIG. 9A is formed as a digital calculator circuit, which is made up of A/D converters 16BD1 and 16BD2, a digital signal processor (DSP) 16BD and a D/A converter 16BDA. The in-phase component signal I and the quadrature component signal Q from thequadrature detector 16A are converted by A/D converters 16BD1 and 16BD2 to digital signals, respectively, which are provided to the digital signal processor 16BD. The digital signal processor 16BD performs the processing by the square means 16B1 and 166B2, the adder 16B3, the root calculator 16B4 and the inverter 16B5 in FIG. 9A through digital calculations using the two digital signals from the A/D converters 16BD1 and 16BD2. The calculated result is provided to the D/A converter 16BDA, which converts the input digital signal to analog form, outputting the baseband constant-envelope signal. - FIG. 10 illustrates in block form a fourth embodiment of the present invention adapted for PAPR compression. The compressing
signal generator 16 comprises thequadrature detector 16A, the constant-envelope signal generator 16B, thefrequency converter 165 and the amplifier 168. - The
quadrature detector 16A performs quadrature detection of the input signal thereto to observe or monitor its vector (amplitude and phase value). The vector thus obtained is set by the constant-envelope signal generator 16B to be nearly 180° out of phase with the amplifier input signal SIN so as to suppress its PAPR. The output from the constant-envelope signal generator 16B is frequency-converted by thefrequency converter 165 to a predetermined band. In this instance, the output may be frequency-converted to a band identical with or different from that of the feed-forward amplifier input signal SIN. The frequency-converted compressing signal SPC is adjusted in level by the amplifier 168 and combined by thedirectional coupler 17 with the signal SD from thedelay line 15, and the combined signal SC is applied to themain amplifier 18. - The
control path 30P is composed of thePAPR detector 34 and thecontrol circuit 33. ThePAPR detector 34 detects the peak power and average power of the combined signal SC distributed from thedirectional coupler 17, and only when the ratio between the peak power and the average power is in excess of a preset threshold value, quadrature-detects the combined signal SC to obtain its phase and amplitude. Based on the phase and amplitude thus detected, thecontrol circuit 33 stepwise controls the amplitude and phase values of the constant-envelope signal generator 16B so that PAPR of the main amplifier input signal goes down below the threshold value Lth. Thecontrol circuit 33 is formed by a microprocessor and uses the perturbation algorithm, least square estimation algorithm, or the like. - Further, the
control circuit 33 controls the amplitude and phase values of the constant-envelope signal generator 16B in a manner to compress PAPR of the input signal to themain amplifier 18. This is equivalent to the PAPR suppression of the feed-forward amplifier input signal SIN in the base band. - FIG. 11 illustrates in block form a fifth embodiment of the present invention, which uses an
envelope detector 16C as a substitute for thequadrature detector 16A in thecompressing signal generator 16 in the FIG. 8 embodiment. The scheme of this embodiment has the advantage of simplifying the configuration of thecompressing signal generator 16. This embodiment is identical in construction with the FIG. 8 embodiment except the above; no further description will be given. - FIG. 12 illustrates in block form a sixth embodiment of the present invention, in which the feed-forward amplifier of FIG. 1 is provided with an arrangement that uses pilot signals to make adjustments for achieving the equilibrium of loops.
- A first pilot signal SP1 from a first
pilot signal generator 101 is injected into thedistortion detecting loop 10 by afirst pilot injector 102 inserted in the input side of thedirectional coupler 11. At the same time, the first pilot signal SP1 is extracted by afirst pilot extractor 103 inserted in the input side of the distortion injecting path (the auxiliary amplifier path) 20A of thedistortion canceling loop 20, and the level of the extracted first pilot signal is detected by afirst level detector 104. The detected level is provided from thefirst level detector 104 to afirst controller 105, which controls thevariable attenuator 12 and thevariable phase shifter 13 so that the detected level by thefirst level detector 104 becomes minimum. Similarly, a second pilot signal SP2 from a secondpilot signal generator 201 injected by asecond pilot injector 202 into themain amplifier 18, and at the same time, the second pilot signal SP2 is extracted by asecond pilot extractor 203 inserted in the output side of thedistortion canceling loop 20. The level of the second pilot signal SP2 is detected by asecond level detector 204, and the detected level is provided to asecond controller 205. Thesecond controller 205 controls thevariable attenuator 23 and thevariable phase shifter 24 so that the detected level by thesecond level detector 204 is minimized. - The amount of compensation for the nonlinear distortion of the feed-forward amplifier depends on the degree of equilibrium of each of the
distortion detecting loop 10 and thedistortion canceling loop 20. The equilibrium adjustment accuracy is disclosed in Japanese Pat. Pub. Gazette No. 77330/95 entitled “Automatic Adjustment Circuit of Feed-Forward Amplifier.” For example, phase and amplitude deviations for obtaining an amount of distortion compression above 30 dB are within ±2 degrees and with ±0.3 dB, respectively; thus, severe requirements are imposed on the degree of equilibrium of each of the distortion detecting loop and the distortion canceling loop and on completeness of the equilibrium adjustment. As a method for achieving the equilibrium, there is proposed a method for automatic adjustment of the distortion detecting and canceling loops using pilot signals (Pat. Pub. Gazette No. 77330/95). It is known in the art that the distortion detecting and canceling loops can be brought into equilibrium using pilot signals by a device using this method (Toshio NOJIMA and Shoichi NARAHASHI, “Extremely Low-Distortion Multi-Carrier Amplifier for Mobile Communication Systems,” Technical Report of IEICEJ, RCS90-4, 1990). - In the feed-forward amplifier of the present invention, the transmission signal (input signal) SIN component distributed to the main amplifier
signal transfer path 10M is further divided by thedirectional coupler 14 of the dynamic range compressing circuit 10DRC and the one divided signal component is linearly transferred to themain amplifier 18 via thedelay line 15 and thedirectional coupler 17. The temporal transfer characteristic of this signal is not affected by the compressingsignal generator 16. Accordingly, the first pilot signal SP1 reaches themain amplifier 18 via the same path as the transmission signal SIN; hence, the compressingsignal generator 16 does not exerts any influence on the phase and amplitude of the first pilot signal SP1. - On the other hand, the first pilot signal SP1 component distributed by the
directional coupler 14 to thecompressing signal generator 16 together with the transmission signal component can be prevented from affecting the transmission characteristic of the combined signal SC, for example, by inserting a notch filter (not shown) in the compressingsignal generation path 16P at an arbitrary position for rejecting the first pilot signal SP1. Accordingly, the equilibrium adjustment of thedistortion detecting loop 10 using the first pilot signal SP1 can be made correctly as in the prior art. Hence, the injection of the compressing signal into the input to themain amplifier 18 will not affect the method for achieving the equilibrium of thedistortion detecting loop 10 through the use of the pilot signal SP1. - Conversely, the injection of the first pilot signal SP1 into the
distortion detecting loop 10 will not constitute any obstacle to the peak power or PAPR compression effect by the compressing signal because the compressing signal vector is generated which compresses the peak power or PAPR of the input signal SIN, including the first pilot signal SP1. - FIG. 13 illustrates in block form a seventh embodiment of the present invention, which provides increased amplification efficiency by using a high-efficiency amplification techniques through drain voltage control of the main amplifier, in combination with the high-efficiency-oriented scheme that reduces the output backoff of the
main amplifier 18 through the use of the compressing signal as described above. This can be done by the technique for high-efficiency amplification of themain amplifier 18 and the technique for increasing the amplification efficiency by reducing the output backoff of themain amplifier 18 according to the present invention. Moreover, the combined use of these techniques produces a synergistic effect to achieve higher-efficiency amplification. For example, as depicted in FIG. 13, the saturation voltage of themain amplifier 18 is controlled by a DC/DC converter 18DC to thereby increase the efficiency at the time of controlling the transmitting power and the output backoff of themain amplifier 18 is reduced by the present invention—this increases the efficiency of the feed-forward amplifier in its entirety. - When the
main amplifier 18 is formed, for instance, by multi-stage cascade-connected FETs, the voltage from a DC power supply 18PS is controlled by the DC/DC converter 18DC, from which it is fed to the drain of the final-stage FET. On the other hand, acontrol circuit 18C responds to a transmitting output control signal to control the DC/DC converter 18DC to change its converted voltage, thereby controlling the saturation voltage of the final-stage FET. For example, when the transmitting output is smaller than a predetermined value, thecontrol circuit 18C instructs the DC/DC converter 18DC to convert the input voltage to a predetermined small first drain voltage; when the transmitting output is larger than the predetermined value, thecontrol circuit 18C controls the converter 18DC to converter the input voltage to a predetermined second drain voltage higher than the first drain voltage. This enhances the efficiency of themain amplifier 18. The transmitting output control signal may be, for example, an output signal obtained by envelope-detecting the input signal SIN. - While the seventh embodiment has been described to control the FET drain voltage, it can readily be understood that the same results as mentioned above could also be obtained by controlling the gate voltage. Further, the drain and gate voltages may also be controlled at the same time.
- As described above, in the feed-forward amplifier according to the present invention, the signal power dynamic range compressing circuit does not clip the input signal, but instead generates a compressing signal based on the input signal, and power-combines the compressing signal with the input signal having passed through the linear signal transfer path to thereby compress the signal power dynamic range; hence, no out-of-band leakage of power occurs. Further, since the phase of the compressing signal is set in accordance with the input signal, the signal power dynamic range can effectively compressed even in the case where the input signal is a modulated wave and its phase varies. In consequence, the present invention brings about such advantages as listed below.
- (1) High-efficiency amplification of the feed-forward amplifier is feasible without impairing its nonlinear distortion compensating ability.
- (2) Since the signal power dynamic range compressing circuit is completed at the transmitting side, no processing is needed on the part of the receiving side.
- (3) The feed-forward amplifier can be implemented with a simple circuit construction.
- (4) Since a saturation amplifier can be used, high-efficiency amplification permits miniaturization and economization of the device.
- (5) A synergistic effect can be produced by combining the present invention with the technique for higher efficiency of the main amplifier.
Claims (23)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000146327A JP3877937B2 (en) | 2000-05-18 | 2000-05-18 | Feed forward amplifier |
JP2000-146327 | 2000-05-18 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010043118A1 true US20010043118A1 (en) | 2001-11-22 |
US6392483B2 US6392483B2 (en) | 2002-05-21 |
Family
ID=18652704
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/854,476 Expired - Lifetime US6392483B2 (en) | 2000-05-18 | 2001-05-15 | Feed-forward amplifier |
Country Status (5)
Country | Link |
---|---|
US (1) | US6392483B2 (en) |
EP (1) | EP1158661B1 (en) |
JP (1) | JP3877937B2 (en) |
CN (1) | CN1220327C (en) |
DE (1) | DE60142382D1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050153675A1 (en) * | 2003-10-23 | 2005-07-14 | Hyun-Su Yoon | Apparatus and method for improving efficiency of a power amplifier having a high peak-to-average power ratio |
US20050200409A1 (en) * | 2004-03-11 | 2005-09-15 | Braithwaite Richard N. | System and method for control of loop alignment in adaptive feed forward amplifiers |
US20100035573A1 (en) * | 2008-08-05 | 2010-02-11 | Broadcom Corporation | Rf receiver with oscillation based blocker |
US20130287079A1 (en) * | 2012-04-27 | 2013-10-31 | Samsung Electronics Co., Ltd | Method and apparatus for controlling signal gain in digital signal processing system |
Families Citing this family (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9616142D0 (en) | 1996-08-01 | 1996-09-11 | Northern Telecom Ltd | Distribution network |
DE60027123T2 (en) * | 1999-12-28 | 2006-09-07 | Ntt Docomo Inc. | Circuit for compressing the dynamic range of a signal |
US6630899B2 (en) * | 2000-07-20 | 2003-10-07 | Tripath Technology, Inc. | Scheme for maximizing efficiency of power amplifier under power backoff conditions |
KR100547843B1 (en) * | 2001-07-13 | 2006-02-01 | 삼성전자주식회사 | Apparatus and method for controling transmission power in mobile telecommunications system |
US6677817B2 (en) * | 2001-12-17 | 2004-01-13 | Powerwave Technologies, Inc. | Feed forward amplifier with amplifier stage failure detection using pilot tones |
KR20040105719A (en) * | 2002-02-14 | 2004-12-16 | 파워웨이브 테크놀로지스, 인크. | Feed forward rf power amplifier with high efficiency main amplifier and highly linear error amplifier |
DE10206966B4 (en) * | 2002-02-19 | 2011-08-11 | Rohde & Schwarz GmbH & Co. KG, 81671 | Method for estimating gain factors of a CDMA signal |
KR100459065B1 (en) * | 2002-07-25 | 2004-12-03 | 학교법인 포항공과대학교 | Linearization apparatus using peak-to-average power ratio reduction and expansion |
US7209715B2 (en) * | 2002-07-30 | 2007-04-24 | Matsushita Electric Industrial Co., Ltd. | Power amplifying method, power amplifier, and communication apparatus |
CA2442938A1 (en) * | 2002-09-30 | 2004-03-30 | Vcom Inc. | Method and apparatus for reducing the power consumption of the power amplifier used in a qam modulator |
JP4657920B2 (en) * | 2002-11-14 | 2011-03-23 | 株式会社日立国際電気 | Distortion compensation circuit, distortion compensation signal generation method, and power amplifier |
GB2402308B (en) * | 2003-05-28 | 2006-01-04 | Nokia Corp | Par reduction for edge clipper |
US7129778B2 (en) * | 2003-07-23 | 2006-10-31 | Northrop Grumman Corporation | Digital cross cancellation system |
US7042287B2 (en) | 2003-07-23 | 2006-05-09 | Northrop Grumman Corporation | System and method for reducing dynamic range and improving linearity in an amplication system |
JP3910167B2 (en) * | 2003-09-25 | 2007-04-25 | 松下電器産業株式会社 | Amplifier circuit |
DE602005023551D1 (en) * | 2004-01-28 | 2010-10-28 | Ntt Docomo Inc | Multi-band feedforward amplifier and method for adjusting the same |
US7826435B1 (en) * | 2004-03-05 | 2010-11-02 | Zte (Usa) Inc. | Power control in OFDM and OFDMA wireless communication networks |
US7355470B2 (en) | 2006-04-24 | 2008-04-08 | Parkervision, Inc. | Systems and methods of RF power transmission, modulation, and amplification, including embodiments for amplifier class transitioning |
US7327803B2 (en) | 2004-10-22 | 2008-02-05 | Parkervision, Inc. | Systems and methods for vector power amplification |
CN100576767C (en) * | 2005-06-03 | 2009-12-30 | 株式会社Ntt都科摩 | Feed forward amplifier for multiple frequency bands |
DE602006000131T2 (en) * | 2005-06-03 | 2008-07-03 | Ntt Docomo Inc. | Band selection-forward amplifier |
US7911272B2 (en) | 2007-06-19 | 2011-03-22 | Parkervision, Inc. | Systems and methods of RF power transmission, modulation, and amplification, including blended control embodiments |
US8334722B2 (en) | 2007-06-28 | 2012-12-18 | Parkervision, Inc. | Systems and methods of RF power transmission, modulation and amplification |
US7937106B2 (en) | 2006-04-24 | 2011-05-03 | ParkerVision, Inc, | Systems and methods of RF power transmission, modulation, and amplification, including architectural embodiments of same |
US8031804B2 (en) | 2006-04-24 | 2011-10-04 | Parkervision, Inc. | Systems and methods of RF tower transmission, modulation, and amplification, including embodiments for compensating for waveform distortion |
US8315336B2 (en) | 2007-05-18 | 2012-11-20 | Parkervision, Inc. | Systems and methods of RF power transmission, modulation, and amplification, including a switching stage embodiment |
JP4880502B2 (en) * | 2007-03-13 | 2012-02-22 | 日本無線株式会社 | Relay device |
WO2008156800A1 (en) | 2007-06-19 | 2008-12-24 | Parkervision, Inc. | Combiner-less multiple input single output (miso) amplification with blended control |
US7778318B1 (en) * | 2007-08-15 | 2010-08-17 | Agilent Technologies, Inc. | OFDM gain compression measurement |
JP4424418B2 (en) | 2007-12-26 | 2010-03-03 | トヨタ自動車株式会社 | Fuel cell system and fuel cell vehicle |
WO2009145887A1 (en) | 2008-05-27 | 2009-12-03 | Parkervision, Inc. | Systems and methods of rf power transmission, modulation, and amplification |
US7782141B2 (en) * | 2008-12-29 | 2010-08-24 | Texas Instruments Incorporated | Adaptive signal-feed-forward circuit and method for reducing amplifier power without signal distortion |
US8447245B2 (en) * | 2010-01-22 | 2013-05-21 | Freescale Semiconductor, Inc. | Radio frequency transmitter having an amplifier with power supply modulation |
KR20140026458A (en) | 2011-04-08 | 2014-03-05 | 파커비전, 인크. | Systems and methods of rf power transmission, modulation, and amplification |
JP6174574B2 (en) | 2011-06-02 | 2017-08-02 | パーカーヴィジョン インコーポレイテッド | Antenna control |
KR20160058855A (en) | 2013-09-17 | 2016-05-25 | 파커비전, 인크. | Method, apparatus and system for rendering an information bearing function of time |
CN104467718B (en) * | 2014-11-19 | 2017-05-17 | 天津光电通信技术有限公司 | Module circuit for compressing dynamic range of radio-frequency signals |
US10944369B2 (en) | 2016-07-14 | 2021-03-09 | Telefonaktiebolaget Lm Ericsson (Publ) | Amplifier circuit and method for compensating an output signal provided at an output of the amplifier circuit |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4943783A (en) * | 1989-07-31 | 1990-07-24 | Nippon Telegraph And Telephone Corporation | Feed forward distortion correction circuit |
US5638403A (en) * | 1995-04-28 | 1997-06-10 | Motorola, Inc. | Low-splatter peak-to-average signal reduction with interpolation |
RU2142670C1 (en) * | 1995-11-16 | 1999-12-10 | Самсунг Электроникс Ко., Лтд. | Device for linear power amplification |
US5760646A (en) * | 1996-03-29 | 1998-06-02 | Spectrian | Feed-forward correction loop with adaptive predistortion injection for linearization of RF power amplifier |
US6175270B1 (en) * | 1998-03-05 | 2001-01-16 | Lucent Technologies Inc. | Method and apparatus for tailored distortion of a signal prior to amplification to reduce clipping |
US6046635A (en) * | 1998-04-08 | 2000-04-04 | Powerwave Technologies, Inc. | Dynamic predistortion compensation for a power amplifier |
EP1724917A1 (en) * | 1999-03-31 | 2006-11-22 | NTT Mobile Communications Network Inc. | Feedforward amplifier |
US6211733B1 (en) * | 1999-10-22 | 2001-04-03 | Powerwave Technologies, Inc. | Predistortion compensation for a power amplifier |
-
2000
- 2000-05-18 JP JP2000146327A patent/JP3877937B2/en not_active Expired - Fee Related
-
2001
- 2001-05-15 DE DE60142382T patent/DE60142382D1/en not_active Expired - Lifetime
- 2001-05-15 US US09/854,476 patent/US6392483B2/en not_active Expired - Lifetime
- 2001-05-15 EP EP01111223A patent/EP1158661B1/en not_active Expired - Lifetime
- 2001-05-16 CN CN01117687.3A patent/CN1220327C/en not_active Expired - Fee Related
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050153675A1 (en) * | 2003-10-23 | 2005-07-14 | Hyun-Su Yoon | Apparatus and method for improving efficiency of a power amplifier having a high peak-to-average power ratio |
US7415251B2 (en) * | 2003-10-23 | 2008-08-19 | Samsung Electronics Co., Ltd. | Apparatus and method for improving efficiency of a power amplifier having a high peak-to-average power ratio |
US20050200409A1 (en) * | 2004-03-11 | 2005-09-15 | Braithwaite Richard N. | System and method for control of loop alignment in adaptive feed forward amplifiers |
US7157967B2 (en) | 2004-03-11 | 2007-01-02 | Powerwave Technologies Inc. | System and method for control of loop alignment in adaptive feed forward amplifiers |
US20100035573A1 (en) * | 2008-08-05 | 2010-02-11 | Broadcom Corporation | Rf receiver with oscillation based blocker |
US8755762B2 (en) * | 2008-08-05 | 2014-06-17 | Broadcom Corporation | RF receiver with oscillation based blocker |
US20130287079A1 (en) * | 2012-04-27 | 2013-10-31 | Samsung Electronics Co., Ltd | Method and apparatus for controlling signal gain in digital signal processing system |
KR20130121411A (en) * | 2012-04-27 | 2013-11-06 | 삼성전자주식회사 | Mehtod and apparatus for controlling signal gain in digital signal processing system |
US9106195B2 (en) * | 2012-04-27 | 2015-08-11 | Samsung Electronics Co., Ltd | Method and apparatus for controlling signal gain in digital signal processing system |
KR101674415B1 (en) * | 2012-04-27 | 2016-11-09 | 삼성전자주식회사 | Mehtod and apparatus for controlling signal gain in digital signal processing system |
Also Published As
Publication number | Publication date |
---|---|
EP1158661A2 (en) | 2001-11-28 |
EP1158661A3 (en) | 2002-10-02 |
EP1158661B1 (en) | 2010-06-16 |
JP3877937B2 (en) | 2007-02-07 |
CN1220327C (en) | 2005-09-21 |
CN1325182A (en) | 2001-12-05 |
JP2001326538A (en) | 2001-11-22 |
DE60142382D1 (en) | 2010-07-29 |
US6392483B2 (en) | 2002-05-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6392483B2 (en) | Feed-forward amplifier | |
US7042283B2 (en) | High-efficiency linear power amplifier | |
US6621367B2 (en) | Signal power dynamic range compressing circuit and power amplifier using the same | |
US6320464B1 (en) | Feedforward amplifier | |
JP4855267B2 (en) | Signal extraction circuit and distortion compensation amplifier having the same | |
US6075411A (en) | Method and apparatus for wideband predistortion linearization | |
US5977826A (en) | Cascaded error correction in a feed forward amplifier | |
US7038540B2 (en) | Enhanced efficiency feed forward power amplifier utilizing reduced cancellation bandwidth and small error amplifier | |
KR20070037704A (en) | Methods and system for signal amplification through envelope removal and restoration | |
US7301397B2 (en) | Enhanced efficiency feed forward power amplifier with delay mismatched error cancellation loop | |
US6791410B2 (en) | Feedforward amplifier and method of improving the performance thereof | |
US7170951B1 (en) | Device and method for predistorting a transmission signal to be transmitted via a nonlinear transmission path | |
JP3985649B2 (en) | Transmission method and transmission apparatus | |
JP4052834B2 (en) | Amplifier circuit | |
JP3827130B2 (en) | Feed forward amplifier | |
US6191652B1 (en) | Amplifier distortion correction using cross-modulation | |
JP3613447B2 (en) | Feedforward amplifier with double loop | |
WO2004040751A1 (en) | Amplifier assembly | |
KR100313919B1 (en) | Predistortion Power Amplifier having gain and phase compens ation function | |
KR100723541B1 (en) | Feed forward linearization apparatus with limiter | |
Yang et al. | A new RF predistortion scheme for high-power amplifier in shortwave communications systems | |
JP2001251262A (en) | Signal power dynamic range compression circuit and power amplifier circuit employing the compression circuit | |
KR20020054150A (en) | Comprehesion circuit for linearizer of high power amplifier |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NTT DOCOMO, INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUZUKI, YASUNORI;NOJIMA, TOSHIO;REEL/FRAME:012772/0668 Effective date: 20010426 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |