US20010026979A1 - Method of performing threshold voltage adjustment for MOS transistors - Google Patents
Method of performing threshold voltage adjustment for MOS transistors Download PDFInfo
- Publication number
- US20010026979A1 US20010026979A1 US09/537,175 US53717500A US2001026979A1 US 20010026979 A1 US20010026979 A1 US 20010026979A1 US 53717500 A US53717500 A US 53717500A US 2001026979 A1 US2001026979 A1 US 2001026979A1
- Authority
- US
- United States
- Prior art keywords
- threshold voltage
- voltage adjustment
- layer
- ion implantation
- hard mask
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 75
- 150000004767 nitrides Chemical class 0.000 claims abstract description 50
- 238000005468 ion implantation Methods 0.000 claims abstract description 44
- 238000002955 isolation Methods 0.000 claims abstract description 25
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 23
- 239000010703 silicon Substances 0.000 claims abstract description 23
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 22
- 239000000758 substrate Substances 0.000 claims abstract description 21
- 238000001039 wet etching Methods 0.000 claims abstract description 15
- 238000000206 photolithography Methods 0.000 claims abstract description 6
- 230000003647 oxidation Effects 0.000 claims description 12
- 238000007254 oxidation reaction Methods 0.000 claims description 12
- 238000005530 etching Methods 0.000 claims description 7
- 239000004065 semiconductor Substances 0.000 claims description 7
- 238000005498 polishing Methods 0.000 claims description 6
- 239000000126 substance Substances 0.000 claims description 6
- 238000000151 deposition Methods 0.000 claims 2
- 238000005516 engineering process Methods 0.000 abstract description 7
- 238000001312 dry etching Methods 0.000 abstract description 4
- 239000002019 doping agent Substances 0.000 description 17
- 238000007688 edging Methods 0.000 description 15
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 238000001035 drying Methods 0.000 description 5
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 4
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 238000010849 ion bombardment Methods 0.000 description 2
- 241000293849 Cordylanthus Species 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- RBFQJDQYXXHULB-UHFFFAOYSA-N arsane Chemical compound [AsH3] RBFQJDQYXXHULB-UHFFFAOYSA-N 0.000 description 1
- 229910000070 arsenic hydride Inorganic materials 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
- H01L21/2652—Through-implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/2658—Bombardment with radiation with high-energy radiation producing ion implantation of a molecular ion, e.g. decaborane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76237—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials introducing impurities in trench side or bottom walls, e.g. for forming channel stoppers or alter isolation behavior
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1041—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a non-uniform doping structure in the channel region surface
Definitions
- the present invention relates to a method of performing threshold voltage adjustment for MOS transistors, more particularly, to a method of forming a MOS transistor with precise and stable threshold voltage.
- Integrated Circuit (IC) technology has produced dramatic advances over the past 20 years.
- the increasing of the semiconductor device's integration necessitates the shrinkage of the critical dimension of the MOS devices. With further shrinking of dimensions, the circuit processes become more stringent; old requirements are tightened, and new requirements have to be considered.
- threshold voltage for the field-oxide areas must be higher to isolate individual devices.
- LOC localized oxidation isolation method
- LOC localized oxidation isolation method
- STI shallow trench isolation
- FIG. 1 a cross-sectional diagram of a shallow trench isolation on the basis of the prior art is shown. Firstly, trenches about 0.3 to 0.8 um deep are anisotropically etched into the silicon substrate 10 through dry etching (only one trench is shown in the figure). Active regions are those that are protected from the etch when the trenches are created. A thermal oxidation process is performed to form an oxide layer 60 , so as to anneal the damaged sidewall of the shallow trenches.
- CMOS circuits require a balanced pair of n- and p-channel enhancement mode devices (hereinafter NMOS and PMOS) on the same chip. In order to obtain matched complementary devices, ion implantation processes for threshold voltage adjustment of NMOSs and PMOSs are needed.
- NMOS and PMOS n- and p-channel enhancement mode devices
- FIG. 1 there is a silicon/silicon dioxide interface between the shallow trench isolations and the active regions.
- a thermal oxidation process is performed during the STI formation process, there are unavoidably lots of defects existing on the interface.
- the doped impurities (P- or N-type) for threshold voltage adjustment diffuse along the interface toward the bottom of the shallow trenches.
- the arrow in FIG. 1 shows the diffusing direction.
- the doping concentration for threshold voltage adjustment loses during the thermal steps. Consequently, the final threshold voltage of each PMOS or NMOS is different from the original design. This variation of threshold voltage results in poor yield and bad reliability.
- an object of this invention is to provide a method of performing the threshold voltage adjustment for MOS transistors.
- This is another object of this invention is to provide a method of forming a shallow trench isolation.
- This is further another object of this invention is to provide a MOS transistor with precise and stable threshold voltage.
- a first oxide layer and a nitride layer are firstly formed on a silicon substrate in sequence. Thereafter, shallow trenches and active regions are formed by means of photolithography and anisotropic drying etching steps. Next, a thermal oxidation process is performed to form a very thin oxide layer on the inner sidewall of the shallow trenches. A wet etching step is then performed to the nitride layer to remove the nitride layer in the range between 30 to 300 Angstroms laterally and vertically. Next, the first ion implantation process for threshold voltage adjustment is performed.
- a second oxide layer is deposited to fill the shallow trenches.
- CMP chemical mechanical polishing
- a process of chemical mechanical polishing (CMP) is performed to remove the second oxide layer on the nitride layer so that it remains only in the recesses, with its top surface at the same level as the nitride layer. The top surface of the nitride layer is thus exposed.
- the nitride layer, the part of the second oxide layer on the silicon substrate surface, and the first oxide layer are continuously removed to accomplish the process of shallow trench isolations.
- the second ion implantation for threshold voltage adjustment is performed, and the whole threshold voltage adjustment is accomplished.
- the edge of the active regions has much higher dopant concentration, the dopant(s) at the active regions won't diffuse toward the edging regions during the subsequent thermal processes. As a result, the drawback of losing dopant concentration in the convention art is overcome. Therefore, the MOS transistors by means of this present invention have very precise and stable threshold voltage.
- FIG. 1 is a cross-sectional diagram of shallow trench isolation on the basis of the prior art.
- FIG. 2 is a schematic diagram of forming a shallow trench according to the present invention.
- FIG. 3 illustrates a wet etching process to the nitride layer and the first ion implantation for threshold voltage adjustment according to the present invention.
- FIG. 4 shows the completion of shallow trench isolations according to the present invention.
- FIG. 5 schematically illustrates the second ion implantation for threshold voltage adjustment according to the present invention.
- the present invention relates to the method of performing threshold voltage adjustment for MOS transistors.
- a MOS transistor with stable and precise threshold voltage can be obtained by means of the present invention, which is available for a DRAM, a SRAM, a Flash, and any types of logic integrated circuits.
- CMOS circuits require a balanced pair of n- and p-channel enhancement mode devices (hereinafter NMOS and PMOS) on the same chip.
- NMOS and PMOS n- and p-channel enhancement mode devices
- ion implantation steps for threshold voltage adjustment of NMOSs and PMOSs are needed.
- the steps of threshold voltage adjustment by P-type and N-type implantation are described in the first embodiment and the second embodiment respectively.
- FIG. 2 a schematic diagram of forming shallow trenches according to the present invention is shown (only one shallow trench is shown in the figure in order for succinctness).
- a first oxide layer 20 and a nitride layer are deposited on a silicon substrate 10 in sequence.
- shallow trenches 40 and active regions 50 are formed by means of conventional photolithography and anisotropic drying etching steps.
- a thermal oxidation process is performed to form a very thin oxide layer 60 on the inner sidewall of the shallow trenches 40 .
- the first oxide layer 20 is formed by means of chemical vapor deposition or thermal oxidation to a thickness in the range between 50 to 500 Angstroms.
- the first oxide layer 20 acts as a buffer layer of stress between the nitride layer 30 and silicon substrate 10 .
- the nitride layer 30 is formed by using low pressure chemical vapor deposition (LPCVD) or the other CVD methods to a thickness in the range between 500 to 3000 Angstroms.
- LPCVD low pressure chemical vapor deposition
- the purpose of forming the nitride layer 30 is to act as a hard mask of active regions 50 during the dry etching process for opening the shallow trenches 40 .
- the nitride layer 30 can be also replaced by an oxynitride layer.
- the drying etching step is operated to etch the nitride layer 30 , the first oxide layer 20 , and the silicon substrate 10 in sequence, in order to open the shallow trenches 40 .
- the purpose of the thermal oxidation process is to anneal the sidewall of the shallow trenches 40 , so that the damages induced by ion bombardment could be fixed.
- a wet etching process to the nitride layer and the first ion implantation for threshold voltage adjustment is shown.
- a wet etching step is performed to the nitride layer 30 to remove the nitride layer in the range between 30 to 300 Angstroms laterally and vertically, so that the part of the nitride layer at the edge of the active regions 50 A (hereinafter edging regions 50 A) is removed. Because the thickness of the nitride layer is much larger than that of the removed layer, almost of the nitride layer 30 is left.
- the first ion implantation process 70 for threshold voltage adjustment is performed.
- the wet etching process of the nitride layer 30 is performed by heated phosphoric acid.
- the first ion implantation process 70 for threshold voltage adjustment makes use of boron or BF 3 as the dopant source in the 2- to 200-KeV range to penetrate through the first oxide layer 20 into the silicon substrate 10 .
- the doping concentration must have the same numerical order with that of the subsequent second ion implantation for threshold voltage adjustment in the range between 1E12 to 1E14 cm ⁇ 2 .
- the first ion implantation process 70 for threshold voltage adjustment is accepted only by the shallow trenches 40 and the edging regions 50 A. Except the edging regions 50 A, the silicon substrate 10 at the active regions are not ion-implanted because the nitride layer 30 serves as an implantation mask.
- shallow trench isolations 80 are completed.
- a second oxide layer is deposited at first to fill the shallow trenches 40 .
- CMP chemical mechanical polishing
- a process of chemical mechanical polishing (CMP) is performed to remove the part of the second oxide layer on the nitride layer 30 , so that it remains only in the recesses, with its top surface at the same level as the nitride layer. The top surface of the nitride layer 30 is thus exposed.
- CMP chemical mechanical polishing
- the second oxide layer is formed by using high density plasma chemical vapor deposition (HDPCVD) or the other CVD technologies.
- HDPCVD high density plasma chemical vapor deposition
- the removal of the nitride layer 30 is performed by heated phosphoric acid. Both of the oxide layer are removed by means of wet etching process using HF.
- the second ion implantation process 90 for threshold voltage adjustment is performed, and the whole threshold voltage adjustment is accomplished.
- the second ion implantation process 90 for threshold voltage adjustment makes use of boron or BF 3 as the dopant source in the 2- to 200-KeV range to penetrate through the first oxide layer 20 into the silicon substrate 10 .
- the choice of doping concentration depends on the real application in the range between 1E12 to 1E14 cm ⁇ 2 .
- active regions 50 are ion-implanted by the second ion implantation process 90 for threshold voltage adjustment.
- the edging regions 50 A are not only ion-implanted by the second ion implantation process 90 , but also by the first ion implantation process 70 for threshold voltage adjustment.
- the dopant concentration of the first ion implantation is at the same numerical order with that of the second ion implantation.
- the dopant concentration at the edging regions 50 A is much heavier than that at the active regions 50 .
- the MOS transistors by means of this present invention have very precise and stable threshold voltage.
- FIG. 2 a schematic diagram of forming shallow trenches according to the present invention is shown (only one shallow trench is shown in the figure in order for succinctness).
- a first oxide layer 20 and a nitride layer 30 are deposited on a silicon substrate 10 in sequence.
- shallow trenches 40 and active regions 50 are formed by means of conventional photolithography and anisotropic drying etching steps.
- a thermal oxidation process is performed to form a very thin oxide layer 60 on the inner sidewall of the shallow trenches 40 .
- the first oxide layer 20 is formed by means of chemical vapor deposition or thermal oxidation to a thickness in the range between 50 to 500 Angstroms.
- the first oxide layer 20 acts as a buffer layer of stress between the nitride layer 30 and silicon substrate 10 .
- the nitride layer 30 is formed by using low pressure chemical vapor deposition (LPCVD) or the other CVD methods to a thickness in the range between 500 to 3000 Angstroms.
- LPCVD low pressure chemical vapor deposition
- the purpose of forming the nitride layer is to act as a hard mask of active regions 50 during the dry etching process for opening the shallow trenches 40 .
- the nitride layer 30 can be also replaced by an oxynitride layer.
- the drying etching step is operated to etch the nitride layer 30 , the first oxide layer 20 , and the silicon substrate 10 in sequence, in order to open the shallow trenches 40 .
- the purpose of the thermal oxidation process is to anneal the sidewall of the shallow trenches 40 , so that the damages induced by ion bombardment could be fixed.
- a wet etching process to the nitride layer and the first ion implantation for threshold voltage adjustment is shown.
- a wet etching step is performed to the nitride layer 30 to remove the nitride layer in the range between 30 to 300 Angstroms laterally and vertically, so that the part of the nitride layer at the edge of the active regions 50 A (hereinafter edging regions 50 A) is removed. Because the thickness of the nitride layer is much larger than that of the removed layer, almost of the nitride layer 30 is left.
- the first ion implantation process 70 for threshold voltage adjustment is performed.
- the wet etching process of the nitride layer 30 is performed by heated phosphoric acid.
- the first ion implantation process 70 for threshold voltage adjustment makes use of PH 3 or AsH 3 as the dopant source in the 2- to 200-KeV range to penetrate through the first oxide layer 20 into the silicon substrate 10 .
- the doping concentration must have the same numerical order with that of the subsequent second ion implantation for threshold voltage adjustment in the range between 1E12 to 1E14 cm ⁇ 2 .
- the first ion implantation process 70 for threshold voltage adjustment is accepted only by the shallow trenches 40 and the edging regions 50 A. Except the edging regions 50 A, the silicon substrate 10 at the active regions are not ion-implanted because the nitride layer 30 serves as an implantation mask.
- shallow trench isolations 80 are form.
- a second oxide layer is deposited at first to fill the shallow trenches 40 .
- CMP chemical mechanical polishing
- a process of chemical mechanical polishing (CMP) is performed to remove the second oxide layer on the nitride layer 30 , so that it remains only in the recesses, with its top surface at the same level as the nitride layer. The top surface of the nitride layer 30 is thus exposed.
- CMP chemical mechanical polishing
- the second oxide layer is formed by using high density plasma chemical vapor deposition (HDPCVD) or the other CVD technologies.
- HDPCVD high density plasma chemical vapor deposition
- the removal of the nitride layer 30 is performed by heated phosphoric acid. Both of the oxide layer are removed by means of wet etching process using HF.
- the second ion implantation 90 for threshold voltage adjustment is performed, and the whole threshold voltage adjustment is accomplished.
- the second ion implantation process 90 for threshold voltage adjustment makes use of boron or BF 3 as the dopant source in the 2- to 200-KeV range to penetrate through the first oxide layer 20 .
- the choice of doping concentration depends on the real application in the range between 1E12 to 1E14 cm ⁇ 2 .
- active regions 50 are ion-implanted by the second ion implantation process 90 for threshold voltage adjustment.
- the edging regions 50 A are not only ion-implanted by the second ion implantation process 90 , but also by the first ion implantation process 70 for threshold voltage adjustment.
- the dopant concentration of the first ion implantation is at the same numerical order with that of the second ion implantation.
- the dopant concentration at the edging regions 50 A is much heavier than that at the active regions 50 .
- the MOS transistors by means of this present invention have very precise and stable threshold voltage.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Ceramic Engineering (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Element Separation (AREA)
Abstract
The invention discloses a method of forming threshold voltage adjustment for MOS transistors. At first, a first oxide layer and a nitride layer are formed on a silicon substrate in sequence. Next, shallow trenches and active regions are formed by using photolithography and dry etching technology. A wet etching step is performed to remove part of the nitride layer, and then the first ion implantation for threshold voltage adjustment are performed. After accomplishing shallow trench isolations, the second ion implantation for threshold voltage adjustment are finally performed.
Description
- 1. Field of the Invention
- The present invention relates to a method of performing threshold voltage adjustment for MOS transistors, more particularly, to a method of forming a MOS transistor with precise and stable threshold voltage.
- 2. Description of the Prior Art
- Integrated Circuit (IC) technology has produced dramatic advances over the past 20 years. The increasing of the semiconductor device's integration necessitates the shrinkage of the critical dimension of the MOS devices. With further shrinking of dimensions, the circuit processes become more stringent; old requirements are tightened, and new requirements have to be considered. In order for obtaining absolute isolation, threshold voltage for the field-oxide areas must be higher to isolate individual devices. The localized oxidation isolation method (LOCOS) was the most dominant isolation process used in IC technologies in the past. However, it is quietly difficult to reduce the bird's beak length to much less than 0.1 um per side with totally flat topology. Therefore, for sub-quarter-micronmeter technology, a new approach to isolation with totally flat topology was recently disclosed, i.e. shallow trench isolation (STI).
- A paper “A New Trench Isolation Technology as a Replacement of LOCOS” was disclosed in IEDM Tech. Dig., 578(1984) by H. Mikoshiba et al. Referring now to FIG. 1, a cross-sectional diagram of a shallow trench isolation on the basis of the prior art is shown. Firstly, trenches about 0.3 to 0.8 um deep are anisotropically etched into the
silicon substrate 10 through dry etching (only one trench is shown in the figure). Active regions are those that are protected from the etch when the trenches are created. A thermal oxidation process is performed to form anoxide layer 60, so as to anneal the damaged sidewall of the shallow trenches. Next, a CVD oxide layer is deposited on the wafer surface and then etched back to form theshallow trench isolations 80 so that it remains only in the recesses, with its top surface at the same level as the original silicon surface. Etchback is performed using a sacrificial photoresist method, or a CMP (Chemical Mechanical Polishing) process. After the formation ofshallow trench isolations 80, active devices are going to be fabricated. CMOS circuits require a balanced pair of n- and p-channel enhancement mode devices (hereinafter NMOS and PMOS) on the same chip. In order to obtain matched complementary devices, ion implantation processes for threshold voltage adjustment of NMOSs and PMOSs are needed. - As shown in FIG. 1, there is a silicon/silicon dioxide interface between the shallow trench isolations and the active regions. Though a thermal oxidation process is performed during the STI formation process, there are unavoidably lots of defects existing on the interface. There are still many thermal steps in the subsequent process, so that the doped impurities (P- or N-type) for threshold voltage adjustment diffuse along the interface toward the bottom of the shallow trenches. The arrow in FIG. 1 shows the diffusing direction. As a result, the doping concentration for threshold voltage adjustment loses during the thermal steps. Consequently, the final threshold voltage of each PMOS or NMOS is different from the original design. This variation of threshold voltage results in poor yield and bad reliability.
- Therefore, an object of this invention is to provide a method of performing the threshold voltage adjustment for MOS transistors.
- This is another object of this invention is to provide a method of forming a shallow trench isolation.
- This is further another object of this invention is to provide a MOS transistor with precise and stable threshold voltage.
- On the basis of the present invention, a first oxide layer and a nitride layer are firstly formed on a silicon substrate in sequence. Thereafter, shallow trenches and active regions are formed by means of photolithography and anisotropic drying etching steps. Next, a thermal oxidation process is performed to form a very thin oxide layer on the inner sidewall of the shallow trenches. A wet etching step is then performed to the nitride layer to remove the nitride layer in the range between 30 to 300 Angstroms laterally and vertically. Next, the first ion implantation process for threshold voltage adjustment is performed.
- A second oxide layer is deposited to fill the shallow trenches. Next, a process of chemical mechanical polishing (CMP) is performed to remove the second oxide layer on the nitride layer so that it remains only in the recesses, with its top surface at the same level as the nitride layer. The top surface of the nitride layer is thus exposed. Thereafter, the nitride layer, the part of the second oxide layer on the silicon substrate surface, and the first oxide layer are continuously removed to accomplish the process of shallow trench isolations. Finally, the second ion implantation for threshold voltage adjustment is performed, and the whole threshold voltage adjustment is accomplished.
- Because the edge of the active regions has much higher dopant concentration, the dopant(s) at the active regions won't diffuse toward the edging regions during the subsequent thermal processes. As a result, the drawback of losing dopant concentration in the convention art is overcome. Therefore, the MOS transistors by means of this present invention have very precise and stable threshold voltage.
- A more complete understanding of the invention can be obtained by considering the following detailed description in conjunction with the accompanying drawing, in which:
- FIG. 1 is a cross-sectional diagram of shallow trench isolation on the basis of the prior art.
- FIG. 2 is a schematic diagram of forming a shallow trench according to the present invention.
- FIG. 3 illustrates a wet etching process to the nitride layer and the first ion implantation for threshold voltage adjustment according to the present invention.
- FIG. 4 shows the completion of shallow trench isolations according to the present invention.
- FIG. 5 schematically illustrates the second ion implantation for threshold voltage adjustment according to the present invention.
- The present invention relates to the method of performing threshold voltage adjustment for MOS transistors. A MOS transistor with stable and precise threshold voltage can be obtained by means of the present invention, which is available for a DRAM, a SRAM, a Flash, and any types of logic integrated circuits. CMOS circuits require a balanced pair of n- and p-channel enhancement mode devices (hereinafter NMOS and PMOS) on the same chip. In order to obtain matched complementary devices, ion implantation steps for threshold voltage adjustment of NMOSs and PMOSs are needed. The steps of threshold voltage adjustment by P-type and N-type implantation are described in the first embodiment and the second embodiment respectively.
- On the basis of the present embodiment, two ion implantation steps by P-type semiconductor are performed for threshold voltage adjustment. Referring now to FIG. 2, a schematic diagram of forming shallow trenches according to the present invention is shown (only one shallow trench is shown in the figure in order for succinctness). A
first oxide layer 20 and a nitride layer are deposited on asilicon substrate 10 in sequence. Thereafter,shallow trenches 40 andactive regions 50 are formed by means of conventional photolithography and anisotropic drying etching steps. Next, a thermal oxidation process is performed to form a verythin oxide layer 60 on the inner sidewall of theshallow trenches 40. - The
first oxide layer 20 is formed by means of chemical vapor deposition or thermal oxidation to a thickness in the range between 50 to 500 Angstroms. Thefirst oxide layer 20 acts as a buffer layer of stress between thenitride layer 30 andsilicon substrate 10. Thenitride layer 30 is formed by using low pressure chemical vapor deposition (LPCVD) or the other CVD methods to a thickness in the range between 500 to 3000 Angstroms. The purpose of forming thenitride layer 30 is to act as a hard mask ofactive regions 50 during the dry etching process for opening theshallow trenches 40. Thenitride layer 30 can be also replaced by an oxynitride layer. The drying etching step is operated to etch thenitride layer 30, thefirst oxide layer 20, and thesilicon substrate 10 in sequence, in order to open theshallow trenches 40. The purpose of the thermal oxidation process is to anneal the sidewall of theshallow trenches 40, so that the damages induced by ion bombardment could be fixed. - Referring now to FIG. 3, a wet etching process to the nitride layer and the first ion implantation for threshold voltage adjustment according to the key feature of the present invention is shown. At first a wet etching step is performed to the
nitride layer 30 to remove the nitride layer in the range between 30 to 300 Angstroms laterally and vertically, so that the part of the nitride layer at the edge of theactive regions 50A (hereinafter edgingregions 50A) is removed. Because the thickness of the nitride layer is much larger than that of the removed layer, almost of thenitride layer 30 is left. Next, the firstion implantation process 70 for threshold voltage adjustment is performed. - The wet etching process of the
nitride layer 30 is performed by heated phosphoric acid. The firstion implantation process 70 for threshold voltage adjustment makes use of boron or BF3 as the dopant source in the 2- to 200-KeV range to penetrate through thefirst oxide layer 20 into thesilicon substrate 10. The doping concentration must have the same numerical order with that of the subsequent second ion implantation for threshold voltage adjustment in the range between 1E12 to 1E14 cm−2. About this step, the firstion implantation process 70 for threshold voltage adjustment is accepted only by theshallow trenches 40 and theedging regions 50A. Except theedging regions 50A, thesilicon substrate 10 at the active regions are not ion-implanted because thenitride layer 30 serves as an implantation mask. - Referring now to FIG. 4,
shallow trench isolations 80 are completed. In order to complete theshallow trench isolations 80, a second oxide layer is deposited at first to fill theshallow trenches 40. Next, a process of chemical mechanical polishing (CMP) is performed to remove the part of the second oxide layer on thenitride layer 30, so that it remains only in the recesses, with its top surface at the same level as the nitride layer. The top surface of thenitride layer 30 is thus exposed. Thereafter, thenitride layer 30, the partialsecond oxide layer 30 on thesilicon substrate 10, and thefirst oxide layer 10 are continuously removed to accomplish the process ofshallow trench isolations 80. - The second oxide layer is formed by using high density plasma chemical vapor deposition (HDPCVD) or the other CVD technologies. The removal of the
nitride layer 30 is performed by heated phosphoric acid. Both of the oxide layer are removed by means of wet etching process using HF. - Referring now to FIG. 5, the second
ion implantation process 90 for threshold voltage adjustment is performed, and the whole threshold voltage adjustment is accomplished. The secondion implantation process 90 for threshold voltage adjustment makes use of boron or BF3 as the dopant source in the 2- to 200-KeV range to penetrate through thefirst oxide layer 20 into thesilicon substrate 10. The choice of doping concentration depends on the real application in the range between 1E12 to 1E14 cm−2. - As shown in FIG. 5,
active regions 50 are ion-implanted by the secondion implantation process 90 for threshold voltage adjustment. However, according to both FIG. 3 and FIG. 5, theedging regions 50A are not only ion-implanted by the secondion implantation process 90, but also by the firstion implantation process 70 for threshold voltage adjustment. As mentioned above, the dopant concentration of the first ion implantation is at the same numerical order with that of the second ion implantation. As a results, the dopant concentration at theedging regions 50A is much heavier than that at theactive regions 50. Because theedging regions 50A has much higher dopant concentration, the dopant at theactive regions 50 won't diffuse toward theedging regions 50A during the subsequent thermal processes. As a result, the drawback of losing dopant concentration in the convention art is overcome. Therefore, the MOS transistors by means of this present invention have very precise and stable threshold voltage. - On the basis of the present embodiment, two ion implantation steps by N-type semiconductor are performed for threshold voltage adjustment. Referring now to FIG. 2, a schematic diagram of forming shallow trenches according to the present invention is shown (only one shallow trench is shown in the figure in order for succinctness). A
first oxide layer 20 and anitride layer 30 are deposited on asilicon substrate 10 in sequence. Thereafter,shallow trenches 40 andactive regions 50 are formed by means of conventional photolithography and anisotropic drying etching steps. Next, a thermal oxidation process is performed to form a verythin oxide layer 60 on the inner sidewall of theshallow trenches 40. - The
first oxide layer 20 is formed by means of chemical vapor deposition or thermal oxidation to a thickness in the range between 50 to 500 Angstroms. Thefirst oxide layer 20 acts as a buffer layer of stress between thenitride layer 30 andsilicon substrate 10. Thenitride layer 30 is formed by using low pressure chemical vapor deposition (LPCVD) or the other CVD methods to a thickness in the range between 500 to 3000 Angstroms. The purpose of forming the nitride layer is to act as a hard mask ofactive regions 50 during the dry etching process for opening theshallow trenches 40. Thenitride layer 30 can be also replaced by an oxynitride layer. The drying etching step is operated to etch thenitride layer 30, thefirst oxide layer 20, and thesilicon substrate 10 in sequence, in order to open theshallow trenches 40. The purpose of the thermal oxidation process is to anneal the sidewall of theshallow trenches 40, so that the damages induced by ion bombardment could be fixed. - Referring now to FIG. 3, a wet etching process to the nitride layer and the first ion implantation for threshold voltage adjustment according to the key feature of the present invention is shown. At first a wet etching step is performed to the
nitride layer 30 to remove the nitride layer in the range between 30 to 300 Angstroms laterally and vertically, so that the part of the nitride layer at the edge of theactive regions 50A (hereinafter edgingregions 50A) is removed. Because the thickness of the nitride layer is much larger than that of the removed layer, almost of thenitride layer 30 is left. Next, the firstion implantation process 70 for threshold voltage adjustment is performed. - The wet etching process of the
nitride layer 30 is performed by heated phosphoric acid. The firstion implantation process 70 for threshold voltage adjustment makes use of PH3 or AsH3 as the dopant source in the 2- to 200-KeV range to penetrate through thefirst oxide layer 20 into thesilicon substrate 10. The doping concentration must have the same numerical order with that of the subsequent second ion implantation for threshold voltage adjustment in the range between 1E12 to 1E14 cm−2. About this step, the firstion implantation process 70 for threshold voltage adjustment is accepted only by theshallow trenches 40 and theedging regions 50A. Except theedging regions 50A, thesilicon substrate 10 at the active regions are not ion-implanted because thenitride layer 30 serves as an implantation mask. - Referring now to FIG. 4,
shallow trench isolations 80 are form. In order to form theshallow trench isolations 80, a second oxide layer is deposited at first to fill theshallow trenches 40. Next, a process of chemical mechanical polishing (CMP) is performed to remove the second oxide layer on thenitride layer 30, so that it remains only in the recesses, with its top surface at the same level as the nitride layer. The top surface of thenitride layer 30 is thus exposed. Thereafter, thenitride layer 30, the partialsecond oxide layer 30 on thesilicon substrate 10, and thefirst oxide layer 10 are continuously removed to accomplish the process ofshallow trench isolations 80. - The second oxide layer is formed by using high density plasma chemical vapor deposition (HDPCVD) or the other CVD technologies. The removal of the
nitride layer 30 is performed by heated phosphoric acid. Both of the oxide layer are removed by means of wet etching process using HF. - Referring now to FIG. 5, the
second ion implantation 90 for threshold voltage adjustment is performed, and the whole threshold voltage adjustment is accomplished. The secondion implantation process 90 for threshold voltage adjustment makes use of boron or BF3 as the dopant source in the 2- to 200-KeV range to penetrate through thefirst oxide layer 20. The choice of doping concentration depends on the real application in the range between 1E12 to 1E14 cm−2. - As shown in FIG. 5,
active regions 50 are ion-implanted by the secondion implantation process 90 for threshold voltage adjustment. However, according to both FIG. 3 and FIG. 5, theedging regions 50A are not only ion-implanted by the secondion implantation process 90, but also by the firstion implantation process 70 for threshold voltage adjustment. As mentioned above, the dopant concentration of the first ion implantation is at the same numerical order with that of the second ion implantation. As a results, the dopant concentration at theedging regions 50A is much heavier than that at theactive regions 50. Because theedging regions 50A has much higher dopant concentration, the dopant at theactive regions 50 won't diffuse toward theedging regions 50A during the subsequent thermal processes. As a result, the drawback of losing dopant concentration in the convention art is overcome. Therefore, the MOS transistors by means of this present invention have very precise and stable threshold voltage. - It is to be understood that although the present invention has been described with reference to particular preferred embodiments, it should be appreciated that numerous modifications, variations and adaptations may be made without departing from the scope of the invention as defined in the claims.
Claims (20)
1. A method of performing threshold voltage adjustment for MOS transistors, wherein said threshold voltage adjustment is performed by means of P-type ion implantation, comprising the steps of:
a. forming a first oxide layer and a layer of hard mask on a silicon substrate;
b. forming shallow trenches and active regions by using photolithography and anisotropic etching steps;
c. removing part of said layer of hard mask by using wet etching;
d. performing a first ion implantation for threshold voltage adjustment by using P-type semiconductor;
e. completing shallow trench isolations; and
f. performing a second ion implantation for threshold voltage adjustment by using P-type semiconductor.
2. The method of , wherein said first oxide layer has a thickness in the range between 50 to 500 Angstroms.
claim 1
3. The method of , wherein said hard mask is a nitride layer.
claim 1
4. The method of , wherein said hard mask is an oxynitride layer.
claim 1
5. The method of , wherein said hard mask has a thickness in the range between 500 to 3000 Angstroms.
claim 1
6. The method of , further including a thermal oxidation process after the step of forming shallow trenches.
claim 1
7. The method of , wherein said wet etching step is to remove said layer of hard mask in the range between 30 to 300 Angstroms.
claim 1
8. The method of , wherein said first ion implantation for threshold voltage adjustment is performed at an energy between 10 to 80 KeV and at a dose between 1E12 to 1E14 cm−2.
claim 1
9. The method of , wherein said step of completing shallow trench isolations comprising the steps of:
claim 1
a. depositing a second oxide layer to fill said shallow trenches;
b. performing a chemical mechanical polishing step to remove a part of said second oxide layer on said layer of hard mask;
c. removing said layer of hard mask, a part of said second oxide layer on said silicon substrate, and said first oxide layer continuously.
10. The apparatus of , wherein said second ion implantation for threshold voltage adjustment is performed at an energy between 10 to 80 KeV and at a dose between 1E12 to 1E14 cm−2.
claim 1
11. A method of performing threshold voltage adjustment for MOS transistors, wherein said threshold voltage adjustment is performed by means of N-type ion implantation, comprising the steps of:
a. forming a first oxide layer and a layer of hard mask on a silicon substrate;
b. forming shallow trenches and active regions by using photolithography and anisotropic etching steps;
c. removing part of said layer of hard mask by using wet etching;
d. performing a first ion implantation for threshold voltage adjustment by using N-type semiconductor;
e. completing shallow trench isolations; and
f. performing a second ion implantation for threshold voltage adjustment by using N-type semiconductor.
12. The method of , wherein said first oxide layer has a thickness in the range between 50 to 500 Angstroms.
claim 11
13. The method of , wherein said hard mask is a nitride layer.
claim 11
14. The method of , wherein said hard mask is an oxynitride layer.
claim 11
15. The method of , wherein said hard mask has a thickness in the range between 500 to 3000 Angstroms.
claim 11
16. The method of , further including a thermal oxidation process after the step of forming shallow trenches.
claim 11
17. The method of , wherein said wet etching step is to remove said layer of hard mask in the range between 30 to 300 Angstroms.
claim 11
18. The method of , wherein said first ion implantation for threshold voltage adjustment is performed at an energy between 10 to 80 KeV and at a dose between 1E12 to 1E14 cm−2.
claim 11
19. The method of , wherein said step of completing shallow trench isolations comprising the steps of:
claim 11
a. depositing a second oxide layer to fill said shallow trenches;
b. performing a chemical mechanical polishing step to remove a part of said second oxide layer on said layer of hard mask;
c. removing said layer of hard mask, a part of said second oxide layer on said silicon substrate, and said first oxide layer continuously.
20. The apparatus of , wherein said second ion implantation for threshold voltage adjustment is performed at an energy between 10 to 80 KeV and at a dose between 1E12 to 1E14 cm−2.
claim 11
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW088117554A TW426944B (en) | 1999-10-12 | 1999-10-12 | Method of adjusting threshold voltage of MOSFET in integrated circuit |
US09/537,175 US6287921B1 (en) | 1999-10-12 | 2000-03-29 | Method of performing threshold voltage adjustment for MOS transistors |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW088117554A TW426944B (en) | 1999-10-12 | 1999-10-12 | Method of adjusting threshold voltage of MOSFET in integrated circuit |
US09/537,175 US6287921B1 (en) | 1999-10-12 | 2000-03-29 | Method of performing threshold voltage adjustment for MOS transistors |
Publications (2)
Publication Number | Publication Date |
---|---|
US6287921B1 US6287921B1 (en) | 2001-09-11 |
US20010026979A1 true US20010026979A1 (en) | 2001-10-04 |
Family
ID=26666754
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/537,175 Expired - Lifetime US6287921B1 (en) | 1999-10-12 | 2000-03-29 | Method of performing threshold voltage adjustment for MOS transistors |
Country Status (2)
Country | Link |
---|---|
US (1) | US6287921B1 (en) |
TW (1) | TW426944B (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020155708A1 (en) * | 2001-04-18 | 2002-10-24 | Guo-Qiang Lo | Dielectric anti-reflective coating surface treatment to prevent defect generation in associated wet clean |
US6576530B1 (en) * | 2002-10-01 | 2003-06-10 | Nanya Technology Corporation | Method of fabricating shallow trench isolation |
US20060029879A1 (en) * | 2004-08-09 | 2006-02-09 | Flanigan Kyle Y | Silicon based optically degraded arc for lithographic patterning |
US20060073424A1 (en) * | 2004-09-29 | 2006-04-06 | Koveshnikov Sergei V | Optical coatings |
US20070145495A1 (en) * | 2005-12-27 | 2007-06-28 | Intel Corporation | Method of fabricating a MOSFET transistor having an anti-halo for modifying narrow width device performance |
US20080070420A1 (en) * | 2006-09-18 | 2008-03-20 | Lee Joo-Hyun | Method of fabricating image sensor |
KR101412956B1 (en) * | 2006-07-25 | 2014-07-09 | 메르크 파텐트 게엠베하 | Polymer blends and their use in organic light emitting devices |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6372601B1 (en) | 1998-09-03 | 2002-04-16 | Micron Technology, Inc. | Isolation region forming methods |
US6274498B1 (en) * | 1998-09-03 | 2001-08-14 | Micron Technology, Inc. | Methods of forming materials within openings, and method of forming isolation regions |
US7105899B2 (en) * | 2002-01-17 | 2006-09-12 | Micron Technology, Inc. | Transistor structure having reduced transistor leakage attributes |
US6562697B1 (en) * | 2002-03-07 | 2003-05-13 | Samsung Electronics Co., Ltd. | Methods of implanting ions into different active areas to provide active areas having increased ion concentrations adjacent to isolation structures |
US20040084408A1 (en) * | 2002-10-31 | 2004-05-06 | Nptest, Inc. | Method for surface preparation to enable uniform etching of polycrystalline materials |
KR100454849B1 (en) * | 2002-12-20 | 2004-11-03 | 아남반도체 주식회사 | Fabrication method of semiconductor |
US7772063B2 (en) * | 2004-08-11 | 2010-08-10 | Identifi Technologies, Inc. | Reduced-step CMOS processes for low-cost radio frequency identification devices |
US8110890B2 (en) | 2007-06-05 | 2012-02-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating semiconductor device isolation structure |
US20100193879A1 (en) * | 2009-02-05 | 2010-08-05 | Ming-Han Liao | Isolation Region Implant and Structure |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6069058A (en) * | 1997-05-14 | 2000-05-30 | United Semiconductor Corp. | Shallow trench isolation for semiconductor devices |
US6069057A (en) * | 1998-05-18 | 2000-05-30 | Powerchip Semiconductor Corp. | Method for fabricating trench-isolation structure |
TW377489B (en) * | 1998-06-02 | 1999-12-21 | United Microelectronics Corp | Manufacturing process of shallow trench isolation area |
US6100161A (en) * | 1999-11-18 | 2000-08-08 | Chartered Semiconductor Manufacturing Ltd. | Method of fabrication of a raised source/drain transistor |
-
1999
- 1999-10-12 TW TW088117554A patent/TW426944B/en not_active IP Right Cessation
-
2000
- 2000-03-29 US US09/537,175 patent/US6287921B1/en not_active Expired - Lifetime
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020155708A1 (en) * | 2001-04-18 | 2002-10-24 | Guo-Qiang Lo | Dielectric anti-reflective coating surface treatment to prevent defect generation in associated wet clean |
US7125783B2 (en) * | 2001-04-18 | 2006-10-24 | Integrated Device Technology, Inc. | Dielectric anti-reflective coating surface treatment to prevent defect generation in associated wet clean |
US6576530B1 (en) * | 2002-10-01 | 2003-06-10 | Nanya Technology Corporation | Method of fabricating shallow trench isolation |
US20060029879A1 (en) * | 2004-08-09 | 2006-02-09 | Flanigan Kyle Y | Silicon based optically degraded arc for lithographic patterning |
US7507521B2 (en) | 2004-08-09 | 2009-03-24 | Intel Corporation | Silicon based optically degraded arc for lithographic patterning |
US20060073424A1 (en) * | 2004-09-29 | 2006-04-06 | Koveshnikov Sergei V | Optical coatings |
US7687225B2 (en) | 2004-09-29 | 2010-03-30 | Intel Corporation | Optical coatings |
US20070145495A1 (en) * | 2005-12-27 | 2007-06-28 | Intel Corporation | Method of fabricating a MOSFET transistor having an anti-halo for modifying narrow width device performance |
WO2007075305A1 (en) * | 2005-12-27 | 2007-07-05 | Intel Corporation | Method of fabricating a mosfet transistor having an anti-halo for modifying narrow width device performance |
KR101412956B1 (en) * | 2006-07-25 | 2014-07-09 | 메르크 파텐트 게엠베하 | Polymer blends and their use in organic light emitting devices |
US20080070420A1 (en) * | 2006-09-18 | 2008-03-20 | Lee Joo-Hyun | Method of fabricating image sensor |
Also Published As
Publication number | Publication date |
---|---|
TW426944B (en) | 2001-03-21 |
US6287921B1 (en) | 2001-09-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5811347A (en) | Nitrogenated trench liner for improved shallow trench isolation | |
EP1192655B1 (en) | Method for eliminating stress induced dislocation in cmos devices | |
US5795801A (en) | MethodS of fabricating profiled device wells for improved device isolation | |
US6287921B1 (en) | Method of performing threshold voltage adjustment for MOS transistors | |
US5393693A (en) | "Bird-beak-less" field isolation method | |
US20040021197A1 (en) | Integrated circuits having adjacent P-type doped regions having shallow trench isolation structures without liner layers therein therebetween | |
US5966614A (en) | Silicon nitride-free isolation methods for integrated circuits | |
US5849621A (en) | Method and structure for isolating semiconductor devices after transistor formation | |
US6689665B1 (en) | Method of forming an STI feature while avoiding or reducing divot formation | |
US20020004285A1 (en) | Stress-free shallow trench isolation | |
US6074904A (en) | Method and structure for isolating semiconductor devices after transistor formation | |
US6075258A (en) | Elevated transistor fabrication technique | |
JPH04213870A (en) | Doping method of semiconductor device | |
US6150237A (en) | Method of fabricating STI | |
US5342803A (en) | Method for isolating circuit elements for semiconductor device | |
KR100510379B1 (en) | Method for forming shallow trench isolation | |
US6737315B2 (en) | Method of manufacturing semiconductor device including steps of forming both insulating film and epitaxial semiconductor on substrate | |
US6054368A (en) | Method of making an improved field oxide isolation structure for semiconductor integrated circuits having higher field oxide threshold voltages | |
US20010001723A1 (en) | Nitrogenated trench liner for improved shallow trench isolation | |
US6211002B1 (en) | CMOS process for forming planarized twin wells | |
US5981326A (en) | Damascene isolation of CMOS transistors | |
US5956583A (en) | Method for forming complementary wells and self-aligned trench with a single mask | |
US6281093B1 (en) | Method to reduce trench cone formation in the fabrication of shallow trench isolations | |
KR20010068644A (en) | Method for isolating semiconductor devices | |
US5686348A (en) | Process for forming field isolation structure with minimized encroachment effect |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATION, Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHERN, YUH-SHENG;REEL/FRAME:011784/0198 Effective date: 20000307 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |