US20010025966A1 - Field effect transistor having comb-shaped lead-out electrodes capable of reducing parasitic capacitance therebetween - Google Patents
Field effect transistor having comb-shaped lead-out electrodes capable of reducing parasitic capacitance therebetween Download PDFInfo
- Publication number
- US20010025966A1 US20010025966A1 US09/800,149 US80014901A US2001025966A1 US 20010025966 A1 US20010025966 A1 US 20010025966A1 US 80014901 A US80014901 A US 80014901A US 2001025966 A1 US2001025966 A1 US 2001025966A1
- Authority
- US
- United States
- Prior art keywords
- comb
- shaped
- fingers
- out electrode
- lead
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005669 field effect Effects 0.000 title claims abstract description 15
- 230000003071 parasitic effect Effects 0.000 title description 8
- 239000004065 semiconductor Substances 0.000 claims abstract description 24
- 239000000758 substrate Substances 0.000 claims abstract description 23
- 239000011347 resin Substances 0.000 claims description 8
- 229920005989 resin Polymers 0.000 claims description 8
- 239000002184 metal Substances 0.000 claims description 3
- 239000012636 effector Substances 0.000 claims 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 35
- 238000000034 method Methods 0.000 description 8
- 230000003247 decreasing effect Effects 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000007747 plating Methods 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- -1 boron ions Chemical class 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 238000001451 molecular beam epitaxy Methods 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 230000001629 suppression Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
- H01L29/812—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a Schottky gate
Definitions
- the present invention relates to a field effect transistor such as a metal semiconductor field effect transistor (MESFET) having comb-shaped lead-out electrodes.
- a field effect transistor such as a metal semiconductor field effect transistor (MESFET) having comb-shaped lead-out electrodes.
- MESFET metal semiconductor field effect transistor
- MESFETs using Schottky junction gates have been used as high speed switches for switching antennas which receive and transmit about 1 to 2 GHz signals.
- a prior art MESFET uses comb-shaped electrodes in order to decrease the ON resistance. That is, the prior art MESFET is constructed by a semiconductor substrate which is divided into an active area and an inactive area, a comb-shaped gate electrode having a trunk portion formed on the inactive area and gate fingers formed on the active area, source ohmic electrodes and drain ohmic electrodes formed on the active area and alternating with the gate fingers of the comb-shaped gate electrodes, a comb-shaped source lead-out electrode having a trunk portion formed on the inactive area and fingers each connected to one of the source ohmic electrodes and formed on the active area, and a comb-shaped drain lead-out electrode having a trunk portion formed on the inactive area and fingers each connected to one of the drain ohmic electrodes and formed on the active area.
- the edges of the fingers of the comb-shaped source lead-out electrode are in proximity to the edges of the source ohmic electrodes, and the edges of the fingers of the comb-shaped drain lead-out electrode are in proximity to the edges of the drain ohmic electrodes.
- the comb-shaped source lead-out electrode and the comb-shaped drain lead-out electrode are completely interdigitated. This will be explained later in detail.
- a field effect transistor including a semiconductor substrate which is divided into an active area and an inactive area, a comb-shaped gate electrode having a trunk portion formed on the inactive area and gate fingers formed on the active area, source ohmic electrodes and drain ohmic electrodes formed on the active area and alternating with the gate fingers of the comb-shaped gate electrodes, a comb-shaped source lead-out electrode having a trunk portion formed on the inactive area and fingers each connected to one of the source ohmic electrodes and formed on the active area, and a comb-shaped drain lead-out electrode having a trunk portion formed on the inactive area and fingers each connected to one of the drain ohmic electrodes and formed on the active area, edges of the fingers of the comb-shaped source lead-out electrode recede from edges of respective ones of the source ohmic electrodes, or edges of the fingers of the comb-shaped drain lead-out electrode recede from edges of respective ones of the drain ohmic electrodes.
- the opposing amount between the lead-out electrodes is decreased to reduce the parasitic capacitance therebetween.
- FIG. 1A is a plan view illustrating a prior art MESFET
- FIG. 1B is a cross-sectional view taken along the line I-I of FIG. 1A;
- FIG. 2A is a plan view illustrating a first embodiment of the MESFET according to the present invention.
- FIG. 2B is a cross-sectional view taken along the line II-II of FIG. 2A;
- FIG. 3A is a plan view illustrating a second embodiment of the MESFET according to the present invention.
- FIG. 3B is a cross-sectional view taken along the line III-III of FIG. 3A.
- FIG. 1A is a plan view
- FIG. 1B is a cross-sectional view taken along the line I-I of FIG. 1A.
- an i-type GaAs buffer layer 2 , an n-type GaAs channel layer 3 and an n + -type GaAs contact layer 4 are grown on a semi-insulating GaAs substrate 1 by a molecular beam epitaxy (MBE) process or the like. That is, the i-type GaAs buffer layer 2 , the n-type GaAs channel layer 3 and the n + -type GaAs contact layer 4 form one epitaxial layer.
- MBE molecular beam epitaxy
- impurities such as boron ions are implanted into an inactive area IA of the n + -type GaAs contact layer 4 and the GaAs channel layer 3 by using a photoresist mask (not shown) covering an active area AA.
- a photoresist mask (not shown) covering an active area AA.
- the n + -type GaAs contact layer 4 and the GaAs channel layer 3 in the inactive area IA are of a p-type, i.e., inactive, while the n + -type GaAs contact layer 4 and the GaAs channel layer 3 in the active area AA remain active.
- the n + -type GaAs contact layer 4 and a part of the GaAs channel layer 3 are etched by a selective dry etching process. Then, a Schottky junction type comb-shaped gate electrode 5 having gate fingers 5 a is formed directly on recess portions of the GaAs channel layer 3 . In this case, the trunk portion of the gate electrode 5 is located on the inactive area IA. Also, source ohmic electrodes 6 S and drain ohmic electrodes 6 D are formed on the n + -type GaAs contact layer 4 . In this case, the source ohmic electrodes 6 S and the drain ohmic electrodes 6 D alternate with the gate fingers 5 a.
- an insulating layer 7 made of silicon oxide is deposited on the entire surface by a chemical vapor deposition (CVD) process.
- CVD chemical vapor deposition
- throughholes TH are perforated in the insulating layer 7 by a photolithography and etching process.
- the throughholes TH are entirely located on the source ohmic electrodes 6 S and the drain ohmic electrodes 6 D.
- a comb-shaped (or multifingered) source lead-out electrode 8 S and a comb-shaped (or multi-fingered) drain lead-out electrode 8 D made of an Au plating layer are formed on the insulating layer 7 , so that the source lead-out electrode 8 S and the drain lead-out electrode 8 D are connected via the throughholes TH to the source ohmic electrodes 6 S and the drain ohmic electrodes 6 D, respectively.
- Each of the comb-shaped source lead-out electrode 8 S and the comb-shaped drain lead-out electrode 8 D has a trunk portion formed on the inactive area IA and fingers formed on the active area AA.
- the edges of the fingers of the comb-shaped source lead-out electrode 8 S are in proximity to the edges of the source ohmic electrodes 6 S, and the edges of the fingers of the comb-shaped drain lead-out electrode 8 D are in proximity to the edges of the drain ohmic electrodes 6 D.
- the comb-shaped source lead-out electrode 8 S and the comb-shaped drain lead-out electrode 8 D are completely interdigitated, i.e., the fingers of the comb-shaped source lead-out electrode 8 S completely oppose those of the comb-shaped drain lead-out electrode 8 D.
- the length of the gate fingers 5 a should be as small as possible in view of the suppression of phase difference therebetween, particularly in the case of high frequencies.
- the length L of the active area AA is as small as possible.
- the number of the gate fingers 5 a is increased, and also, the width of a trunk portion of the gate electrode 5 is increased, to substantially decrease the ON resistance thereof.
- FIG. 2A is a plan view
- FIG. 2B is a cross-sectional view taken along the line II-II of FIG. 2A.
- an i-type GaAs buffer layer 2 , an n-type GaAs channel layer 3 and an n + -type GaAs contact layer 4 are grown on a semi-insulating GaAs substrate 1 by an MBE process or the like. That is, the i-type GaAs buffer layer 2 , the n-type GaAs channel layer 3 and the n + -type GaAs contact layer 4 form one epitaxial layer.
- impurities such as boron ions are implanted into an inactive area of the n + -type GaAs contact layer 4 and the GaAs channel layer 3 by using a photoresist mask (not shown) covering an active area AA.
- the n + -type GaAs contact layer 4 and the GaAs channel layer 3 in the inactive area IA are of a p-type, i.e., inactive, while the n + -type GaAs contact layer 4 and the GaAs channel layer 3 in the active area AA remain active.
- the n + -type GaAs contact layer 4 and a part of the GaAs channel GaAs layer 3 are etched by a selective dry etching process.
- a Schottky junction type comb-shaped gate electrode 5 having gate fingers 5 a is formed directly on recess portions of the GaAs channel layer 3 .
- the trunk portion of the gate electrode 5 is located on the inactive area IA.
- source ohmic electrodes 6 S and drain ohmic electrodes 6 D are formed on the n + -type GaAs contact layer 4 . In this case, the source ohmic electrodes 6 S and the drain ohmic electrodes 6 D alternate with the gate fingers 5 a.
- an insulating layer 7 made of silicon oxide is deposited on the entire surface by a CVD process.
- throughholes TH are perforated in the insulating layer 7 by a photolithography and etching process.
- the throughholes TH are located on a half of each of the source ohmic electrodes 6 S and a half of each of the drain ohmic electrodes 6 D.
- a comb-shaped (or multi-fingered) source lead-out electrode 8 S and a comb-shaped (or multi-fingered) drain lead-out electrode 8 D made of an Au plating layer are formed on the insulating layer 7 , so that the source lead-out electrode 8 S and the drain lead-out electrode 8 D are connected via the throughholes TH to the source ohmic electrodes 6 S and the drain ohmic electrodes 6 D, respectively.
- Each of the comb-shaped source lead-out electrode 8 S and the comb-shaped drain lead-out electrode 8 D has a trunk portion formed on the inactive area IA and fingers formed on the active area AA.
- the edges of the fingers of the comb-shaped source lead-out electrode 8 S recede from the edges of the source ohmic electrodes 6 S, and the edges of the fingers of the comb-shaped drain lead-out electrode 8 D recede from the edges of the drain ohmic electrodes 6 D.
- the comb-shaped source lead-out electrode 8 S and the comb-shaped drain lead-out electrode 8 D are not interdigitated, i.e., the fingers of the comb-shaped source lead-out electrode 8 S do not oppose those of the comb-shaped drain lead-out electrode 8 D.
- FIG. 3A is a plan view
- FIG. 3B is a cross-sectional view taken along the line III-III of FIG. 3A.
- the throughholes TH on the side of the source ohmic electrodes 6 S are located on a larger part thereof.
- the throughholes TH on the side of the drain ohmic electrodes 6 D are located on a smaller part thereof.
- a comb-shaped (or multi-fingered) source lead-out electrode 8 S and a comb-shaped (or multi-fingered) drain lead-out electrode 8 D made of an Au plating layer are formed on the insulating layer 7 , so that the source lead-out electrode 8 S and the drain lead-out electrode 8 D are connected via the throughholes TH to the source ohmic electrodes 6 S and the drain ohmic electrodes 6 D, respectively.
- Each of the comb-shaped source lead-out electrode 8 S and the comb-shaped drain lead-out electrode 8 D has a trunk portion formed on the inactive area IA and fingers formed on the active area AA.
- the edges of the fingers of the comb-shaped source lead-out electrode 8 S recede from the edges of the source ohmic electrodes 6 S, while the edges of the fingers of the comb-shaped drain lead-out electrode 8 D are in proximity to the edges of the drain ohmic electrodes 6 D. Even in this case, the comb-shaped source lead-out electrode 8 S and the comb-shaped drain lead-out electrode 8 D are not interdigitated, i.e., the fingers of the comb-shaped source lead-out electrode 8 S do not oppose those of the comb-shaped drain lead-out electrode 8 D.
- the fingers of the source lead-out electrode 8 D recede while the fingers of the drain lead-out electrode 8 S do not recede.
- the fingers of the drain lead-out electrode 8 S can recede while the fingers of the source lead-out electrode 8 D do not recede.
- the present invention can be appled to other FETs such as MOSFETs where a comb-shaped source lead-out electrode and a comb-shaped drain lead-out electrode are provided so that the fingers thereof alternate with gate electrodes.
- the source-to-drain parasitic capacitance can be decreased.
- the comb-shaped source lead-out electrode and the comb-shaped drain lead-out electrode are not interdigitated, i.e., the comb-shaped source lead-out electrode does not oppose the comb-shaped drain lead-out electrode, the source-to-drain parasitic capacitance can be remarkably decreased, which would increase the operation speed.
- the increase of an ON resistance thereof can be suppressed.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Junction Field-Effect Transistors (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a field effect transistor such as a metal semiconductor field effect transistor (MESFET) having comb-shaped lead-out electrodes.
- 2. Description of the Related Art
- Generally, in a mobile telephone set, MESFETs using Schottky junction gates have been used as high speed switches for switching antennas which receive and transmit about 1 to 2 GHz signals.
- A prior art MESFET uses comb-shaped electrodes in order to decrease the ON resistance. That is, the prior art MESFET is constructed by a semiconductor substrate which is divided into an active area and an inactive area, a comb-shaped gate electrode having a trunk portion formed on the inactive area and gate fingers formed on the active area, source ohmic electrodes and drain ohmic electrodes formed on the active area and alternating with the gate fingers of the comb-shaped gate electrodes, a comb-shaped source lead-out electrode having a trunk portion formed on the inactive area and fingers each connected to one of the source ohmic electrodes and formed on the active area, and a comb-shaped drain lead-out electrode having a trunk portion formed on the inactive area and fingers each connected to one of the drain ohmic electrodes and formed on the active area. In this case, the edges of the fingers of the comb-shaped source lead-out electrode are in proximity to the edges of the source ohmic electrodes, and the edges of the fingers of the comb-shaped drain lead-out electrode are in proximity to the edges of the drain ohmic electrodes. In other words, the comb-shaped source lead-out electrode and the comb-shaped drain lead-out electrode are completely interdigitated. This will be explained later in detail.
- In the above-described prior art MESFET, however, since the comb-shaped source lead-out electrode and the comb-shaped drain lead-out electrode are completely interdigitated so that the opposing amount therebetween is very large, the parasitic capacitance between the lead-out electrodes is remarkably increased, which would decrease the operation speed.
- It is an object of the present invention to provide a field effect transistor including comb-shaped electrodes capable of increasing the operation speed.
- According to the present invention, in a field effect transistor including a semiconductor substrate which is divided into an active area and an inactive area, a comb-shaped gate electrode having a trunk portion formed on the inactive area and gate fingers formed on the active area, source ohmic electrodes and drain ohmic electrodes formed on the active area and alternating with the gate fingers of the comb-shaped gate electrodes, a comb-shaped source lead-out electrode having a trunk portion formed on the inactive area and fingers each connected to one of the source ohmic electrodes and formed on the active area, and a comb-shaped drain lead-out electrode having a trunk portion formed on the inactive area and fingers each connected to one of the drain ohmic electrodes and formed on the active area, edges of the fingers of the comb-shaped source lead-out electrode recede from edges of respective ones of the source ohmic electrodes, or edges of the fingers of the comb-shaped drain lead-out electrode recede from edges of respective ones of the drain ohmic electrodes.
- Thus, the opposing amount between the lead-out electrodes is decreased to reduce the parasitic capacitance therebetween.
- The present invention will be more clearly understood from the description set forth below, as compared with the prior art, with reference to the accompanying drawings, wherein:
- FIG. 1A is a plan view illustrating a prior art MESFET;
- FIG. 1B is a cross-sectional view taken along the line I-I of FIG. 1A;
- FIG. 2A is a plan view illustrating a first embodiment of the MESFET according to the present invention;
- FIG. 2B is a cross-sectional view taken along the line II-II of FIG. 2A;
- FIG. 3A is a plan view illustrating a second embodiment of the MESFET according to the present invention; and
- FIG. 3B is a cross-sectional view taken along the line III-III of FIG. 3A.
- Before the preferred embodiments, a prior art MESFET will be explained with reference to FIGS. 1A and 1B. Note that FIG. 1A is a plan view and FIG. 1B is a cross-sectional view taken along the line I-I of FIG. 1A.
- In FIGS. 1A and 1B, an i-type GaAs buffer layer2, an n-type GaAs channel layer 3 and an n+-type GaAs contact layer 4 are grown on a semi-insulating GaAs substrate 1 by a molecular beam epitaxy (MBE) process or the like. That is, the i-type GaAs buffer layer 2, the n-type GaAs channel layer 3 and the n+-type GaAs contact layer 4 form one epitaxial layer.
- Next, impurities such as boron ions are implanted into an inactive area IA of the n+-type GaAs contact layer 4 and the GaAs channel layer 3 by using a photoresist mask (not shown) covering an active area AA. As a result, the n+-type GaAs contact layer 4 and the GaAs channel layer 3 in the inactive area IA are of a p-type, i.e., inactive, while the n+-type GaAs contact layer 4 and the GaAs channel layer 3 in the active area AA remain active.
- Next, the n+-type GaAs contact layer 4 and a part of the GaAs channel layer 3 are etched by a selective dry etching process. Then, a Schottky junction type comb-
shaped gate electrode 5 havinggate fingers 5 a is formed directly on recess portions of the GaAs channel layer 3. In this case, the trunk portion of thegate electrode 5 is located on the inactive area IA. Also,source ohmic electrodes 6S anddrain ohmic electrodes 6D are formed on the n+-type GaAs contact layer 4. In this case, thesource ohmic electrodes 6S and thedrain ohmic electrodes 6D alternate with thegate fingers 5 a. - Next, an
insulating layer 7 made of silicon oxide is deposited on the entire surface by a chemical vapor deposition (CVD) process. Then, throughholes TH are perforated in theinsulating layer 7 by a photolithography and etching process. In this case, the throughholes TH are entirely located on thesource ohmic electrodes 6S and thedrain ohmic electrodes 6D. Then, a comb-shaped (or multifingered) source lead-outelectrode 8S and a comb-shaped (or multi-fingered) drain lead-outelectrode 8D made of an Au plating layer are formed on theinsulating layer 7, so that the source lead-outelectrode 8S and the drain lead-outelectrode 8D are connected via the throughholes TH to thesource ohmic electrodes 6S and thedrain ohmic electrodes 6D, respectively. Each of the comb-shaped source lead-outelectrode 8S and the comb-shaped drain lead-outelectrode 8D has a trunk portion formed on the inactive area IA and fingers formed on the active area AA. In this case, the edges of the fingers of the comb-shaped source lead-outelectrode 8S are in proximity to the edges of thesource ohmic electrodes 6S, and the edges of the fingers of the comb-shaped drain lead-outelectrode 8D are in proximity to the edges of thedrain ohmic electrodes 6D. In other words, the comb-shaped source lead-outelectrode 8S and the comb-shaped drain lead-outelectrode 8D are completely interdigitated, i.e., the fingers of the comb-shaped source lead-outelectrode 8S completely oppose those of the comb-shaped drain lead-outelectrode 8D. - Finally, a
resin layer 9 is deposited to cover the entire surface. - In FIGS. 1A and 1B, the length of the
gate fingers 5 a should be as small as possible in view of the suppression of phase difference therebetween, particularly in the case of high frequencies. As a result, the length L of the active area AA is as small as possible. In order to compensate for the smaller length L of the active area AA, the number of thegate fingers 5 a is increased, and also, the width of a trunk portion of thegate electrode 5 is increased, to substantially decrease the ON resistance thereof. - In the MESFET of FIGS. 1A and 1B, however, since the comb-shaped source lead-out
electrode 8S and the comb-shaped drain lead-outelectrode 8D are completely interdigitated so that the opposing amount therebetween is very large, and theresin layer 9 therebetween has a larger permittivity than that of the air, the parasitic capacitance between the lead-outelectrodes - A first embodiment of the MESFET will be explained next with reference to FIGS. 2A and 2B. Note that FIG. 2A is a plan view, and FIG. 2B is a cross-sectional view taken along the line II-II of FIG. 2A.
- In FIGS. 2A and 2B, in the same way as in FIGS. 1A and 1B, an i-type GaAs buffer layer2, an n-type GaAs channel layer 3 and an n+-type GaAs contact layer 4 are grown on a semi-insulating GaAs substrate 1 by an MBE process or the like. That is, the i-type GaAs buffer layer 2, the n-type GaAs channel layer 3 and the n+-type GaAs contact layer 4 form one epitaxial layer. Also, impurities such as boron ions are implanted into an inactive area of the n+-type GaAs contact layer 4 and the GaAs channel layer 3 by using a photoresist mask (not shown) covering an active area AA. As a result, the n+-type GaAs contact layer 4 and the GaAs channel layer 3 in the inactive area IA are of a p-type, i.e., inactive, while the n+-type GaAs contact layer 4 and the GaAs channel layer 3 in the active area AA remain active. Further, the n+-type GaAs contact layer 4 and a part of the GaAs channel GaAs layer 3 are etched by a selective dry etching process. Then, a Schottky junction type comb-shaped
gate electrode 5 havinggate fingers 5 a is formed directly on recess portions of the GaAs channel layer 3. In this case, the trunk portion of thegate electrode 5 is located on the inactive area IA. Also, sourceohmic electrodes 6S and drainohmic electrodes 6D are formed on the n+-type GaAs contact layer 4. In this case, the sourceohmic electrodes 6S and thedrain ohmic electrodes 6D alternate with thegate fingers 5 a. - Next, an insulating
layer 7 made of silicon oxide is deposited on the entire surface by a CVD process. Then, throughholes TH are perforated in the insulatinglayer 7 by a photolithography and etching process. In this case, the throughholes TH are located on a half of each of the sourceohmic electrodes 6S and a half of each of thedrain ohmic electrodes 6D. Then, a comb-shaped (or multi-fingered) source lead-out electrode 8S and a comb-shaped (or multi-fingered) drain lead-outelectrode 8D made of an Au plating layer are formed on the insulatinglayer 7, so that the source lead-out electrode 8S and the drain lead-outelectrode 8D are connected via the throughholes TH to the sourceohmic electrodes 6S and thedrain ohmic electrodes 6D, respectively. Each of the comb-shaped source lead-out electrode 8S and the comb-shaped drain lead-outelectrode 8D has a trunk portion formed on the inactive area IA and fingers formed on the active area AA. In this case, the edges of the fingers of the comb-shaped source lead-out electrode 8S recede from the edges of the sourceohmic electrodes 6S, and the edges of the fingers of the comb-shaped drain lead-outelectrode 8D recede from the edges of thedrain ohmic electrodes 6D. In other words, the comb-shaped source lead-out electrode 8S and the comb-shaped drain lead-outelectrode 8D are not interdigitated, i.e., the fingers of the comb-shaped source lead-out electrode 8S do not oppose those of the comb-shaped drain lead-outelectrode 8D. - Finally, a
resin layer 9 is deposited to cover the entire surface. - In the MESFET of FIGS. 2A and 2B, since the comb-shaped source lead-
out electrode 8S and the comb-shaped drain lead-outelectrode 8D are not interdigitated, i.e., the comb-shapedsource electrode 8S does not oppose the comb-shapeddrain electrode 8D, the parasitic capacitance between the lead-outelectrodes resin layer 9 has a large permittivity, which would increase the operation speed. - A second embodiments of the MESFET will be explained next with reference to FIGS. 3A and 3B. Note that FIG. 3A is a plan view, and FIG. 3B is a cross-sectional view taken along the line III-III of FIG. 3A.
- In FIGS. 3A and 3B, the throughholes TH on the side of the source
ohmic electrodes 6S are located on a larger part thereof. On the other hand, the throughholes TH on the side of thedrain ohmic electrodes 6D are located on a smaller part thereof. Then, a comb-shaped (or multi-fingered) source lead-out electrode 8S and a comb-shaped (or multi-fingered) drain lead-outelectrode 8D made of an Au plating layer are formed on the insulatinglayer 7, so that the source lead-out electrode 8S and the drain lead-outelectrode 8D are connected via the throughholes TH to the sourceohmic electrodes 6S and thedrain ohmic electrodes 6D, respectively. Each of the comb-shaped source lead-out electrode 8S and the comb-shaped drain lead-outelectrode 8D has a trunk portion formed on the inactive area IA and fingers formed on the active area AA. In this case, the edges of the fingers of the comb-shaped source lead-out electrode 8S recede from the edges of the sourceohmic electrodes 6S, while the edges of the fingers of the comb-shaped drain lead-outelectrode 8D are in proximity to the edges of thedrain ohmic electrodes 6D. Even in this case, the comb-shaped source lead-out electrode 8S and the comb-shaped drain lead-outelectrode 8D are not interdigitated, i.e., the fingers of the comb-shaped source lead-out electrode 8S do not oppose those of the comb-shaped drain lead-outelectrode 8D. - Finally, a
resin layer 9 is deposited to cover the entire surface. - Even in the MESFET of FIGS. 3A and 3B, since the comb-shaped source lead-
out electrode 8S and the comb-shaped drain lead-outelectrode 8D are not interdigitated, i.e., the comb-shapedsource electrode 8S does not oppose the comb-shapeddrain electrode 8D, the parasitic capacitance between the lead-outelectrodes resin layer 9 has a large permittivity, which would increase the operation speed. - In the MESFET of FIGS. 3A and 3B, the fingers of the source lead-out
electrode 8D recede while the fingers of the drain lead-out electrode 8S do not recede. However, the fingers of the drain lead-out electrode 8S can recede while the fingers of the source lead-outelectrode 8D do not recede. - Further, the present invention can be appled to other FETs such as MOSFETs where a comb-shaped source lead-out electrode and a comb-shaped drain lead-out electrode are provided so that the fingers thereof alternate with gate electrodes.
- As explained hereinabove, according to the present invention, since the opposing amount between a comb-shaped source lead-out electrode and a comb-shaped lead-out electrode is decreased, the source-to-drain parasitic capacitance can be decreased. Particularly, when the comb-shaped source lead-out electrode and the comb-shaped drain lead-out electrode are not interdigitated, i.e., the comb-shaped source lead-out electrode does not oppose the comb-shaped drain lead-out electrode, the source-to-drain parasitic capacitance can be remarkably decreased, which would increase the operation speed. In this case, since a source ohmic electrode and a drain ohmic electrode are unchanged, the increase of an ON resistance thereof can be suppressed.
Claims (9)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000095251A JP2001284367A (en) | 2000-03-29 | 2000-03-29 | High-frequency field effect transistor |
JP2000-095251 | 2000-03-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010025966A1 true US20010025966A1 (en) | 2001-10-04 |
US6376886B2 US6376886B2 (en) | 2002-04-23 |
Family
ID=18610177
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/800,149 Expired - Fee Related US6376886B2 (en) | 2000-03-29 | 2001-03-05 | Field effect transistor having comb-shaped lead-out electrodes capable of reducing parasitic capacitance therebetween |
Country Status (2)
Country | Link |
---|---|
US (1) | US6376886B2 (en) |
JP (1) | JP2001284367A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070132021A1 (en) * | 2005-12-08 | 2007-06-14 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of manufacturing the semiconductor device |
US20110023003A1 (en) * | 2007-06-29 | 2011-01-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Accurate Parasitic Capacitance Extraction for Ultra Large Scale Integrated Circuits |
US11145743B2 (en) | 2019-04-29 | 2021-10-12 | International Business Machines Corporation | Transistor device having a comb-shaped channel region to increase the effective gate width |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005159157A (en) | 2003-11-27 | 2005-06-16 | Renesas Technology Corp | Semiconductor device |
JP4272142B2 (en) * | 2004-12-07 | 2009-06-03 | 株式会社ルネサステクノロジ | Switching element, antenna switch circuit and high-frequency module using the same |
JP2007165446A (en) * | 2005-12-12 | 2007-06-28 | Oki Electric Ind Co Ltd | Ohmic contact structure of semiconductor element |
KR101595788B1 (en) * | 2009-03-18 | 2016-02-22 | 삼성전자주식회사 | Capacitor structure and method of manufacturing the capacitor structure |
JP2012238808A (en) * | 2011-05-13 | 2012-12-06 | Sharp Corp | Field-effect transistor |
KR101299799B1 (en) * | 2011-10-24 | 2013-08-23 | 숭실대학교산학협력단 | Multi gate transistor |
US10381447B2 (en) | 2017-12-13 | 2019-08-13 | Nxp B.V. | Field effect transistor and method of making |
JP7155482B2 (en) | 2018-09-13 | 2022-10-19 | 住友電工デバイス・イノベーション株式会社 | semiconductor equipment |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1316555A (en) * | 1969-08-12 | 1973-05-09 | ||
JPH022179A (en) * | 1988-06-13 | 1990-01-08 | Fujitsu Ltd | Metal semiconductor fet |
-
2000
- 2000-03-29 JP JP2000095251A patent/JP2001284367A/en active Pending
-
2001
- 2001-03-05 US US09/800,149 patent/US6376886B2/en not_active Expired - Fee Related
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070132021A1 (en) * | 2005-12-08 | 2007-06-14 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of manufacturing the semiconductor device |
US7528443B2 (en) * | 2005-12-08 | 2009-05-05 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device with recessed gate and shield electrode |
US20110023003A1 (en) * | 2007-06-29 | 2011-01-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Accurate Parasitic Capacitance Extraction for Ultra Large Scale Integrated Circuits |
US20110168995A1 (en) * | 2007-06-29 | 2011-07-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Accurate Capacitance Measurement for Ultra Large Scale Integrated Circuits |
US8115500B2 (en) * | 2007-06-29 | 2012-02-14 | Taiwan Semiconductor Manufacturing Company, Ltd | Accurate capacitance measurement for ultra large scale integrated circuits |
US8214784B2 (en) | 2007-06-29 | 2012-07-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Accurate parasitic capacitance extraction for ultra large scale integrated circuits |
US8572537B2 (en) | 2007-06-29 | 2013-10-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Accurate parasitic capacitance extraction for ultra large scale integrated circuits |
US11145743B2 (en) | 2019-04-29 | 2021-10-12 | International Business Machines Corporation | Transistor device having a comb-shaped channel region to increase the effective gate width |
Also Published As
Publication number | Publication date |
---|---|
US6376886B2 (en) | 2002-04-23 |
JP2001284367A (en) | 2001-10-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100933277B1 (en) | AlGaN/GaN HEMTs having a gate contact on a GaN based cap segment and methods of fabricating same | |
US7307298B2 (en) | Semiconductor device | |
JP2009224801A (en) | Transistor device having enhancement/depletion mode pseudomorphic high electron mobility | |
US10840353B2 (en) | High electron mobility transistor with dual thickness barrier layer | |
KR20000006218A (en) | Field effect transistor | |
US6376886B2 (en) | Field effect transistor having comb-shaped lead-out electrodes capable of reducing parasitic capacitance therebetween | |
US7943972B2 (en) | Methods of fabricating transistors having buried P-type layers coupled to the gate | |
US5324682A (en) | Method of making an integrated circuit capable of low-noise and high-power microwave operation | |
EP1958264B1 (en) | Metal semiconductor field effect transistors (mesfets) having channels of varying thicknesses and related methods | |
JP2001015526A (en) | Field effect transistor | |
US5336626A (en) | Method of manufacturing a MESFET with an epitaxial void | |
US6351000B1 (en) | Semiconductor having a heterojunction formed between a plurality of semiconductor layers | |
US6452221B1 (en) | Enhancement mode device | |
US5670804A (en) | PN-junction gate FET | |
US5350702A (en) | Method for fabricating a dual-gate metal-semiconductor field effect transistor | |
US5824575A (en) | Semiconductor device and method of manufacturing the same | |
US5837570A (en) | Heterostructure semiconductor device and method of fabricating same | |
US7208777B1 (en) | Field-effect semiconductor device | |
US5585655A (en) | Field-effect transistor and method of manufacturing the same | |
JPH08115924A (en) | Field effect transistor and its manufacture | |
JPH1098057A (en) | Field-effect transistor | |
JPH05235045A (en) | Field-effect transistor | |
JPH0883808A (en) | Semiconductor device | |
JP2001135645A (en) | Semiconductor device and its manufacturing method | |
GREENE | Heterojunction Schottky gate MESFET with lower channel ridge barrier[Patent] |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MIZUHARA, NORIAKI;REEL/FRAME:011592/0990 Effective date: 20010209 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013774/0295 Effective date: 20021101 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20100423 |