US11532256B2 - Display assembly, display apparatus, and display method and transmission method of data signal - Google Patents
Display assembly, display apparatus, and display method and transmission method of data signal Download PDFInfo
- Publication number
- US11532256B2 US11532256B2 US17/433,825 US202017433825A US11532256B2 US 11532256 B2 US11532256 B2 US 11532256B2 US 202017433825 A US202017433825 A US 202017433825A US 11532256 B2 US11532256 B2 US 11532256B2
- Authority
- US
- United States
- Prior art keywords
- pixel data
- data
- row
- timing controller
- pixels
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0275—Details of drivers for data electrodes, other than drivers for liquid crystal, plasma or OLED displays, not related to handling digital grey scale data or to communication of data to the pixels by means of a current
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0291—Details of output amplifiers or buffers arranged for use in a driving circuit
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/08—Details of timing specific for flat panels, other than clock recovery
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2340/00—Aspects of display data processing
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2370/00—Aspects of data communication
- G09G2370/04—Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2370/00—Aspects of data communication
- G09G2370/08—Details of image data interface between the display device controller and the data line driver circuit
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2370/00—Aspects of data communication
- G09G2370/22—Detection of presence or absence of input display information or of connection or disconnection of a corresponding information source
Definitions
- the present disclosure relates to the field of display technologies, and in particular, to a display assembly, a display apparatus, and a display method and a transmission method of a data signal.
- a signal source device such as a video card or a host outputs a signal to a display apparatus.
- a main control chip inside the display apparatus decodes the signal, and then recodes the signal according to a connection interface protocol between the main control chip and a timing controller, and outputs the recoded signal to the timing controller; and afterwards the timing controller controls signal outputs of a gate driving circuit and a data driving circuit.
- a display assembly in a first aspect, includes K timing controllers, K data driving circuits and a display panel.
- Each of the K timing controllers is configured to receive a set of pixel data among K sets of pixel data into which an i-th row of pixel data in a frame of image data are divided, and different timing controllers receive different sets of pixel data;
- K is a positive integer greater than or equal to 2
- i belongs to a set with elements 1, 2, 3, . . . , n (i ⁇ 1, 2, 3, . . . , n ⁇ )
- n is a positive integer greater than or equal to 1.
- a data driving circuit in the K data driving circuits is connected to a corresponding timing controller in the K timing controllers.
- the data driving circuit is configured to receive the set of pixel data from the corresponding timing controller and output a set of data voltage.
- the display panel is electrically connected to the K data driving circuits, and the display panel is configured to receive K sets of data voltages output by the K data driving circuits for display.
- the display assembly further includes a gate driving circuit.
- the gate driving circuit is electrically connected to a timing controller in the K timing controllers and the display panel.
- the timing controller connected to the gate driving circuit is further configured to transmit a control signal to the gate driving circuit, and the gate driving circuit is configured to output a gate scanning signal to the display panel according to the control signal received from the timing controller connected to the gate driving circuit, so that when a gate line, connected to an i-th row of pixels, in the display panel receives the gate scanning signal, the i-th row of pixels receive the K sets of data voltages for display.
- the timing controller includes a first embedded display port (eDp) interface, and the first eDp interface is configured to receive the set of pixel data among the K sets of pixel data into which the i-th row of pixel data in the frame of image data are divided.
- eDp embedded display port
- the timing controller further includes a first buffer configured to store the set of pixel data received by the timing controller.
- the display panel has a display area divided into K sub-areas in a row direction of pixels in the display panel, and all pixels in each sub-area are electrically connected to one data driving circuit in the K data driving circuits.
- the timing controller further includes a memory configured to store the number of pixels in an i-th row of pixels in the sub-area where all the pixels electrically connected to the data driving circuit connected to the timing controller are located.
- a display apparatus in a second aspect, includes the display assembly as described in any of the above embodiments and a main control chip.
- the main control chip includes a processor.
- the processor is configured to receive the frame of image data, divide the i-th row of pixel data into the K sets of pixel data, and simultaneously transmit the K sets of pixel data to the K timing controllers in the display assembly.
- the main control chip further includes K second buffers.
- the i-th row of pixel data include M pixel data.
- the processor is further configured to: sequentially and respectively store every S pixel data in pixel data from a first pixel datum to an M-th pixel datum among the i-th row of pixel data into a second buffer in second buffers from a first second buffer to a (K ⁇ 1)-th second buffer, and M is greater than a product of (K ⁇ 1) and S and is less than or equal to a product of K and S ((K ⁇ 1) ⁇ S ⁇ M ⁇ K ⁇ S), and S and M are both positive integers.
- S pixel data in each second buffer from the first second buffer to the (K ⁇ 1)-th second buffer constitute the set of pixel data; and store pixel data from a [(K ⁇ 1) ⁇ S+1]-th pixel datum to the M-th pixel datum among the i-th row of pixel data into a K-th second buffer.
- the processor is further configured to generate S ⁇ [M ⁇ (K ⁇ 1) ⁇ S] virtual pixel data and store the S ⁇ [M ⁇ (K ⁇ 1) ⁇ S] virtual pixel data into the K-th second buffer.
- the main control chip further includes K second eDp interfaces, and each of the K timing controllers includes a first eDp interface.
- a second eDp interface in the K second eDp interfaces is connected to the first eDp interface of one timing controller in the K timing controllers.
- the processor is further configured to output the set of pixel data among the K sets of pixel data to the first eDp interface of the corresponding timing controller through the second eDp interface in the K second eDp interfaces.
- the display panel has a display area divided into K sub-areas in a row direction of pixels in the display panel, and all pixels in each sub-area are electrically connected to one data driving circuit in the K data driving circuits.
- the timing controller includes a memory configured to store the number of pixels in an i-th row of pixels in the sub-area where all the pixels electrically connected to the data driving circuit connected to the timing controller are located.
- the processor is further configured to read the number of pixels in the i-th row of pixels in the sub-area corresponding to each timing controller stored in each timing controller, so that the processor divides the i-th row of pixel data corresponding to the i-th row of pixels into the K sets of pixel data according to the number of the pixels in the i-th row of pixel in the sub-area stored in each timing controller.
- the memory is further configured to store display port configuration data (DPCD) of the timing controller, the DPCD includes the number of lanes and a transmission rate of each lane.
- the processor is further configured to read the DPCD and obtain a state of the first eDp interface of the timing controller according to the DPCD.
- the processor is further configured to receive a hot-plug detection signal from each of the K timing controllers to determine whether each timing controller is connected to the main control chip.
- a display method of a data signal includes: receiving, by the display panel, the K sets of data voltages output by the K data driving circuits for display.
- a set of data voltages in the K sets of data voltages is output by each of the K data driving circuits according to the set of pixel data received from the corresponding timing controller, and the set of pixel data is a set of pixel data among the K sets of pixel data.
- the display assembly further includes a gate driving circuit, the gate driving circuit is electrically connected to a timing controller in the K timing controllers and the display panel.
- the display method further includes: receiving, by a gate line connected to an i-th row of pixels in the display panel, a gate scanning signal from the gate driving circuit, so that when the gate line connected to the i-th row of pixels receives the gate scanning signal, the i-th row of pixels receive the K sets of data voltages for display.
- the gate scanning signal is output by the gate driving circuit according to a control signal received from the timing controller connected to the gate driving circuit, and the control signal is output according to states of (K ⁇ 1) timing controllers other than the timing controller connected to the gate driving circuit in the K timing controllers.
- a transmission method of a data signal includes: receiving, by the processor, the frame of image data; dividing, by the processor, the i-th row of pixel data into the K sets of pixel data; and transmitting, by the processor, the K sets of pixel data to the K timing controllers in the display assembly simultaneously.
- the main control chip includes K second buffers, and the i-th row of pixel data include M pixel data.
- the transmission method further includes: storing, by the processor, every S pixel data in pixel data from a first pixel data to an M-th pixel data among the i-th row of pixel data sequentially and respectively into a second buffer in second buffers from a first second buffer to a (K ⁇ 1)-th second buffer; S pixel data in each second buffer from the first second buffer to the (K ⁇ 1)-th second buffer constituting the set of pixel data; and storing, by the processor, pixel data from a [(K ⁇ 1) ⁇ S+1]-th pixel datum to the M-th pixel datum among the i-th row of pixel data into a K-th second buffer.
- the transmission method further includes: generating, by the processor, S ⁇ [M ⁇ (K ⁇ 1) ⁇ S] virtual pixel data; and storing, by the processor, the S ⁇ [M ⁇ (K ⁇ 1) ⁇ S] virtual pixel data into the K-th second buffer.
- the display panel has a display area divided into K sub-areas in a row direction of pixels in the display panel, and all pixels in each sub-area are electrically connected to one data driving circuit in the K data driving circuits.
- the timing controller includes a memory configured to store the number of pixels in an i-th row of pixels in the sub-area where all the pixels electrically connected to the data driving circuit connected to the timing controller are located.
- the transmission method further includes: reading, by the processor, the number of pixels in a row of pixels in the sub-area corresponding to each timing controller stored in each timing controller, so that the processor divides the i-th row of pixel data corresponding to the i-th row of pixels into the K sets of pixel data according to the number of pixels in the i-th row of pixels in the sub-area corresponding to each timing controller.
- the timing controller includes a memory configured to store display port configuration data (DPCD) of the timing controller, and the DPCD includes the number of lanes and a transmission rate of each lane.
- the transmission method further includes: reading, by the processor, the DPCD; and obtaining, by the processor, a state of a first eDp interface of the timing controller according to the DPCD.
- the transmission method further includes: receiving, by the processor, a hot-plug detection signal from each of the K timing controllers; and determining, by the processor, whether the timing controller is connected to the main control chip according to the hot-plug detection signal.
- FIG. 1 is a schematic diagram showing a structure of a display assembly, in accordance with some embodiments
- FIG. 2 A is a schematic diagram showing a structure of another display assembly, in accordance with some embodiments.
- FIG. 2 B is a schematic diagram showing a structure of yet another display assembly, in accordance with some embodiments.
- FIG. 2 C is a schematic diagram showing a structure of yet another display assembly, in accordance with some embodiments.
- FIG. 3 is a schematic diagram showing a structure of yet another display assembly, in accordance with some embodiments.
- FIG. 4 is a schematic diagram showing a structure of yet another display assembly, in accordance with some embodiments.
- FIG. 5 is a schematic diagram showing a structure of a display apparatus, in accordance with some embodiments.
- FIG. 6 is a schematic diagram showing a structure of another display apparatus, in accordance with some embodiments.
- FIG. 7 is a schematic diagram showing a structure of yet another display apparatus, in accordance with some embodiments.
- FIG. 8 is a schematic diagram showing a structure of yet another display apparatus, in accordance with some embodiments.
- FIG. 9 is a schematic flow chart of a transmission method of a data signal, in accordance with some embodiments.
- FIG. 10 is a schematic flow chart of another transmission method of a data signal, in accordance with some embodiments.
- FIG. 11 is a schematic diagram showing a structure of a display system, in accordance with some embodiments.
- the term “comprise” and other forms thereof such as the third-person singular form “comprises” and the present participle form “comprising” are construed as an open and inclusive meaning, i.e., “including, but not limited to”.
- the terms such as “one embodiment”, “some embodiments”, “exemplary embodiments”, “example”, “specific example” or “some examples” are intended to indicate that specific features, structures, materials or characteristics related to the embodiment(s) or example(s) are included in at least one embodiment or example of the present disclosure. Schematic representations of the above terms do not necessarily refer to the same embodiment(s) or example(s).
- the specific features, structures, materials, or characteristics may be included in any one or more embodiments or examples in any suitable manner.
- first and second are used for descriptive purposes only, and are not to be construed as indicating or implying relative importance or implicitly indicating the number of indicated technical features. Thus, a feature defined by “first” or “second” may explicitly or implicitly include one or more of the features.
- the term “a plurality of” or “the plurality of” means two or more unless otherwise specified.
- the expressions “coupled” and “connected” and their derivatives may be used.
- the term “connected” may be used in the description of some embodiments to indicate that two or more components are in direct physical or electrical contact with each other.
- the term “coupled” may be used in the description of some embodiments to indicate that two or more components are in direct physical or electrical contact.
- the term “coupled” or “communicatively coupled” may also mean that two or more components are not in direct contact with each other, but still cooperate or interact with each other.
- the embodiments disclosed herein are not necessarily limited to the contents herein.
- Exemplary embodiments are described herein with reference to cross-sectional views and/or plan views as idealized exemplary drawings.
- thicknesses of layers and sizes of areas are enlarged for clarity.
- Exemplary embodiments of the present disclosure should not be construed to be limited to shapes of areas shown herein, but to include deviations in shape due to, for example, manufacturing.
- an etched area shown as a rectangle generally has a curved feature. Therefore, the areas shown in the accompanying drawings are schematic in nature, and their shapes are not intended to show actual shapes of the area in a device, and are not intended to limit the scope of the exemplary embodiments.
- Some embodiments of the present disclosure provide a display assembly 10 , and as shown in FIG. 1 , the display assembly 10 includes K timing controllers 11 , K data driving circuits and a display panel.
- Each timing controller 11 in the K timing controllers 11 is configured to receive a set of pixel data among K sets of pixel data into which an i-th row of pixel data in a frame of image data are divided, and different timing controllers receive different sets of pixel data.
- K is a positive integer greater than or equal to 2
- i belongs to a set with elements 1, 2, 3, . . . , n (i ⁇ 1, 2, 3, . . . , n ⁇ ), and n is a positive integer greater than or equal to 1.
- the i-th row of pixel data in the frame of image data are divided into K sets of pixel data, a first timing controller 11 receives a first set of pixel data, a second timing controller 11 receives a second set of pixel data, . . . , a K-th timing controller 11 receives a K-th set of pixel data.
- the i-th row of pixel data are pixel data in any row in the frame of image data.
- each set of pixel data in the K sets of pixel data includes the same number of pixel data. Accordingly, the duration for receiving a corresponding set of pixel data by each timing controller 11 is the same.
- a duration for receiving a set of pixel data by a timing controller 11 corresponding to a set including more pixel data is longer, whereas a duration for receiving a set of pixel data by a timing controller 11 corresponding to a set including fewer pixel data is shorter.
- there will be a waiting gap before receiving a next row of pixel data i.e., before receiving an (i+1)-th row of pixel data, which may lead to a problem of pixel data loss. Therefore, that the number of pixel data in each set of pixel data is the same may avoid the problem of pixel data loss due to different reception duration.
- a data driving circuit 12 in the K data driving circuits 12 is connected to a corresponding timing controller 11 in the K timing controllers 11 , and each data driving circuit 12 is configured to receive a set of pixel data from the corresponding timing controller 11 and output a set of data voltages according to the set of pixel data.
- a first data driving circuit 12 is connected to a first timing controller 11 .
- the first data driving circuit 12 receives a first set of pixel data from the first timing controller 11 , and outputs a first set of data voltages according to the first set of pixel data.
- a second data driving circuit 12 is connected to a second timing controller 11 .
- the second data driving circuit 12 receives a second set of pixel data from the second timing controller 11 , and outputs a second set of data voltages according to the second set of pixel data.
- a K-th data driving circuit 12 is connected to a K-th timing controller 11 .
- the K-th data driving circuit 12 receives a K-th set of pixel data from the K-th timing controller 11 , and outputs a K-th set of data voltages according to the K-th set of pixel data.
- each timing controller 11 further receives a vertical synchronization signal VS, a horizontal synchronization signal HS and a data enable signal DE.
- the timing controller 11 controls a corresponding data driving circuit 12 according to the vertical synchronization signal VS, the horizontal synchronization signal HS and the data enable signal DE, so that the data driving circuit 12 outputs a set of data voltage according to a set of pixel data from the corresponding timing controller 11 .
- the display panel 14 is electrically connected to the K data driving circuits.
- the display panel 14 is configured to receive K sets of data voltages output by the K data driving circuits 12 for display.
- the display panel 14 includes a plurality of rows of pixels. In a case where the display panel 14 displays a frame of image data, an i-th row of pixels in the display panel 14 display an i-th row of pixel data in the frame of image data.
- the display assembly 10 provided by embodiments of the present disclosure includes K timing controllers 11 , K data driving circuits 12 and the display panel 14 .
- a plurality of timing controllers 11 each receive a set of pixel data among the K sets of pixel data into which an i-th row of pixel data in the frame of image data are divided, and thus pixel data with high-bandwidth may be transmitted in a case of limited bandwidth in the transmission technology.
- the display assembly 10 further includes a gate driving circuit 13 .
- the gate driving circuit 13 is electrically connected to a timing controller 11 in the K timing controllers 11 and the display panel 14 .
- the timing controller 11 connected to the gate driving circuit is further configured to transmit a control signal to the gate driving circuit 13
- the gate driving circuit 13 is configured to output a gate scanning signal to the display panel 14 according to the control signal received from the timing controller 11 connected to the gate driving circuit 13 , so that when a gate line, connected to the i-th row of pixels, in the display panel 14 receives the gate scanning signal, the i-th row of pixels in the display panel 14 receive the K sets of data voltages from the K data driving circuits for display.
- control signal from the timing controller 11 connected to the gate driving circuit 13 is output by the timing controller 11 connected to the gate driving circuit 13 according to states of (K ⁇ 1) timing controllers 11 other than the timing controller 11 among the K timing controllers 11 .
- the display assembly 10 includes two timing controllers 11 (denoted as TCON 1 and TCON 2 ), and two data driving circuits 12 (denoted as DDRV 1 and DDRV 2 ).
- the TCON 1 is connected to the DDRV 1
- the TCON 2 is connected to the DDRV 2 .
- the gate driving circuit 13 is connected to the TCON 1 .
- the TCON 1 outputs a control signal according to a state of the TCON 2 to control the gate driving circuit 13 , that is, the gate driving circuit 13 outputs a gate scanning signal to the display panel 14 according to the control signal.
- the gate driving circuit 13 may be connected to the TCON 2 . Based on this, similar to a case where the gate driving circuit 13 is connected to the TCON 1 , the TCON 2 outputs a control signal according to a state of the TCON 1 to control the gate driving circuit 13 .
- the TCON 1 includes two ports
- the TCON 2 includes two ports
- the ports of the TCON 1 and the ports of the TCON 2 are connected in pairs to form two connecting lines L 12 and L 21 .
- the L 12 is configured to transmit a signal indicating the state of the TCON 1 to the TCON 2
- the L 21 is configured to transmit a signal indicating the state of the TCON 2 to the TCON 1 .
- the ports are, for example, pins of the timing controller 11 .
- the TCON 1 receives a first set of pixel data
- the TCON 2 receives a second set of pixel data
- the gate driving circuit 13 is connected to the TCON 1
- S 11 to S 14 are provided to clearly describe a process of the TCON 1 controlling the gate driving circuit (SDRV) according to the state of the TCON 2 .
- the TCON 1 outputs a control signal to the SDRV in response to the high-level signal received from the TCON 2 and a determination that the first set of pixel data has been completely output to the DDRV 1 , so that the SDRV outputs a gate scanning signal to the display panel 14 in response to the received control signal.
- the i-th row of pixels receive a first set of data voltages from the DDRV 1 and a second set of data voltages from the DDRV 2 , that is, the i-th row of pixel data has been transmitted to the display panel 14 .
- the TCON 1 while outputting the control signal to the SDRV, the TCON 1 sends a high-level signal lasting for a period of time to the TCON 2 through the L 12 , and then sends a low-level signal, so as to inform the TCON 2 that the i-th row of pixel data has been sent.
- the TCON 2 sends a low-level signal to the TCON 1 through the L 21 in response to the high-level signal received from the TCON 1 .
- the TCON 2 After the TCON 2 outputs a second set of pixel data in two sets of pixel data into which an (i+1)-th row of pixel data in are divided to the DDRV 2 , the TCON 2 sends a high-level signal to the TCON 1 through the L 21 , and so on.
- the TCON 1 sends the high-level signal lasting for a period of time to the TCON 2 through the L 12 , where the period of time for which the high-level signal lasts is half of a period of time in which the TCON 1 transmits the first set of pixel data in the two sets of pixel data into which the i-th row of pixel data are divided to the DDRV 1 .
- the high-level signal is too short in duration and thus cannot be detected by TCON 2 .
- the display assembly 10 includes three timing controllers 11 (denoted as TCON 1 , TCON 2 and TCON 3 ), and three data driving circuits (denoted as DDRV 1 , DDRV 2 and DDRV 3 ).
- the TCON 1 is connected to the DDRV 1
- the TCON 2 is connected to the DDRV 2
- the TCON 3 is connected to the DDRV 3 .
- the gate driving circuit 13 is connected to the TCON 1 .
- the TCON 1 outputs a control signal according to states of the TCON 2 and the TCON 3 to control the gate driving circuit 13 , that is, the gate driving circuit 13 outputs a gate scanning signal to the display panel 14 according to the control signal.
- the gate driving circuit 13 may be connected to the TCON 2 or the TCON 3 , which is not limited in the embodiments of the present disclosure.
- the gate driving circuit 13 is connected to the TCON 3 .
- the TCON 3 outputs a control signal according to states of the TCON 1 and the TCON 2 to control the gate driving circuit 13 .
- the gate driving circuit 13 is connected to the TCON 2 . Based on this, similar to the case where the gate driving circuit 13 is connected to the TCON 1 , the TCON 2 outputs a control signal according to states of the TCON 1 and the TCON 3 to control the gate driving circuit 13 .
- the TCON 1 includes two ports
- the TCON 2 includes four ports
- the TCON 3 includes two ports.
- the ports of the TCON 1 and some ports of the TCON 2 are connected in pairs to form two connecting lines L 12 and L 21 .
- the L 12 is configured to transmit a signal indicating a state of the TCON 1 to the TCON 2
- the L 21 is configured to transmit a signal indicating a state of the TCON 2 to the TCON 1
- the ports of the TCON 2 and the other ports of the TCON 3 are connected in pairs to form two connecting lines L 23 and L 32 .
- the L 23 is configured to transmit a signal indicating the state of the TCON 2 to the TCON 3
- the L 32 is configured to transmit a signal indicating a state of the TCON 3 to the TCON 2 .
- Each port is, for example, a pin of each timing controller 11 .
- the TCON 1 receives a first set of pixel data
- the TCON 2 receives a second set of pixel data
- the TCON 3 receives a third set of pixel data
- the gate driving circuit 13 is connected to the TCON 1
- S 21 to S 26 are provided to clearly describe a process of the TCON 1 controlling the SDRV according to the states of the TCON 2 and the TCON 3 .
- the TCON 2 sends a high-level signal to the TCON 1 through the L 21 in response to the high-level signal received from the TCON 3 .
- the TCON 1 outputs a control signal to the SDRV in response to the high-level signal received from the TCON 2 and a determination that the first set of pixel data has completely been output to the DDRV 1 , so that the SDRV outputs a gate scanning signal to the display panel 14 in response to the received control signal.
- the i-th row of pixels receive a first set of data voltages from the DDRV 1 , a second set of data voltages from the DDRV 2 and a third set of data voltages from the DDRV 3 , that is, the i-th row of pixel data has been transmitted to the display panel 14 .
- the TCON 1 while outputting the control signal to the SDRV, the TCON 1 sends a high-level signal lasting for a period of time to the TCON 2 through the L 12 , and then sends a low-level signal to inform the TCON 2 that the i-th row of pixel data has been sent.
- the TCON 2 sends a high-level signal for a period of time to the TCON 3 through the L 23 , and then sends a low-level signal in response to the high-level signal received from the TCON 1 , so as to inform the TCON 3 that the i-th row of pixel data has been sent; and simultaneously, the TCON 2 sends a low-level signal to the TCON 1 through the L 21 .
- the TCON 3 sends a low-level signal to the TCON 2 through the L 32 in response to the high-level signal received from the TCON 2 .
- the TCON 3 After the TCON 3 outputs a third set of pixel data in three sets of pixel data into which the (i+1)-th row of pixel data are divided to the DDRV 3 , the TCON 3 then sends a high-level signal to the TCON 2 through the L 32 , and so on.
- the TCON 1 sends the high-level signal lasting for a period of time to the TCON 2 through the L 12 , where the period of time for which the high-level signal lasts is half of a period of time in which the TCON 1 transmits the first set of pixel data in the three sets of pixel data into which the i-th row of pixel data are divided to the DDRV 1 .
- the TCON 2 sends a high-level signal lasting for a period of time to the TCON 3 through the L 23 , where the period of time for which the high-level signal lasts is half of a period of time in which the TCON 2 transmits the second set of pixel data in the three sets of pixel data into which the i-th row of pixel data are divided to the DDRV 2 .
- the display assembly 10 includes K timing controllers 11 (denoted as TCON 1 , TCON 2 , . . . , TCONK) and K data driving circuits (denoted as DDRV 1 , DDRV 2 , . . . , DDRVK).
- the TCON 1 is connected to the DDRV 1
- the TCON 2 is connected to the DDRV 2
- the TCONK is connected to the DDRVK.
- the gate driving circuit 13 is connected to the TCON 1 .
- the TCON 1 outputs a control signal according to states of the TCON 2 to the TCONK to control the gate driving circuit 13 , that is, the gate driving circuit 13 outputs a gate scanning signal to the display panel 14 according to the control signal.
- each timing controller 11 includes a first embedded display port (eDp) interface 102 .
- Each first eDp interface 102 is configured to receive the set of pixel data among the K sets of pixel data into which the i-th row of pixel data in the frame of image data are divided.
- a first eDp interface 102 of the first timing controller 11 receives a first set of pixel data among the K sets of pixel data into which the i-th row of pixel data in the frame of image data are divided
- a first eDp interface 102 of the second timing controller 11 receives a second set of pixel data among the K sets of pixel data into which the i-th row of pixel data in the frame of image data are divided.
- the first eDp interface 102 includes four lanes, and a transmission rate of each lane is one of 1.62 Gbps, 2.7 Gbps and 5.4 Gbps.
- the transmission rate of the lane is controlled by a clock signal, and for example, in a case where a frequency of the clock signal is A, a transmission rate of a corresponding lane is 1.62 Gbps.
- one lane, two lanes or four lanes may be selected for data transmission according to actual demands, so as to support a corresponding resolution.
- four lanes are selected for a first eDp interface 102 of each timing controller 11 in the embodiments of the present disclosure, and the transmission rate of each lane is 5.4 Gbps, so as to meet a bandwidth requirement for transmitting the frame of image data.
- each timing controller 11 further includes a first buffer (as shown by B 1 in FIG. 4 ).
- Each first buffer 101 is configured to store a set of pixel data received by a respective timing controller 11 . That is, each first buffer 101 is configured to store a set of pixel data received by a first eDp interface 102 of a respective timing controller 11 .
- a first buffer of the first timing controller 11 is configured to store the first set of pixel data among the K sets of pixel data, into which the i-th row of pixel data in the frame of image data are divided, that is received by the first eDp interface 102 of the first timing controller 11
- a first buffer of the second timing controller 11 is configured to store the second set of pixel data among the K sets of pixel data, into which the i-th row of pixel data in the frame of image data are divided, that is received by the first eDp interface 102 of the second timing controller 11 .
- the display panel 14 has a display area divided into K sub-areas 104 in a row direction of pixels in the display panel 14 . All pixels in each sub-area is electrically connected to one data driving circuit 12 in the K data driving circuits.
- K data driving circuits 12 are connected to K sets of data lines 15 , and each set of data lines 15 is correspondingly connected to a plurality of columns of pixels in a sub-area 104 of the K sub-areas 104 .
- One data driving circuit 12 transmits a set of data voltages to a corresponding plurality of columns of pixels in the i-th row of pixels of the display panel 14 through a set of data lines 15 connected thereto, so that the plurality of columns of pixels display a set of pixel data corresponding to the set of data voltages.
- the K sets of pixel data are all displayed at different positions of the i-th row of pixels.
- each timing controller 11 further includes a memory configured to store the number of pixels in the i-th row of pixels in the sub-area 104 where all the pixels electrically connected to the data driving circuit connected to the timing controller are located.
- the number of pixels in the i-th row of pixels in each sub-area 104 of the K sub-areas 104 is equal.
- the number of pixels in the i-th row of pixels in each sub-area 104 of the K sub-areas 104 is not completely equal.
- the expression “not completely equal” may be understood that the number of pixels in the i-th row of pixels in a part of sub-areas 104 is equal, and the number of pixels in the i-th row of pixels in another part of sub-areas 104 is different.
- the number of pixels in the i-th row of pixels in sub-areas from a first sub-area 104 to a (K ⁇ 1)-th sub-area 104 is equal, and the number of pixels in the i-th row of pixels in a K-th sub-area 104 is not equal to the number of pixels in the i-th row of pixels in the first sub-area 104 .
- a memory in each timing controller is further configured to store display port configuration data (DPCD) of the timing controller.
- the DPCD includes the number of lanes of the first eDp interface and a transmission rate of each lane.
- the display apparatus 2 includes a main control chip 20 and the display assembly 10 as described in any of the above embodiments.
- the main control chip 20 includes a processor.
- the processor is configured to receive the above frame of image data, divide the i-th row of pixel data in the frame of image data into K sets of pixel data, and transmit the K sets of pixel data to the K timing controllers in the display assembly 10 simultaneously.
- the processor when receiving the frame of image data, the processor first receives a first row of pixel data, then receives a second row of pixel data, . . . , and finally receives a last row of pixel data in the frame of image data.
- the processor When receiving the i-th row of pixel data in the frame of image data, the processor first receives a first pixel datum in the row of pixel data, then receives a second pixel datum in the row of pixel data, . . . , and finally receives a last pixel datum in the row of pixel data. Therefore, the processor divides the i-th row of pixel data into K sets of pixel data while receiving the i-th row of pixel data.
- the received data from the first pixel datum to an S-th pixel datum are classified as a first set of pixel data, and the received data from an (S+1)-th pixel datum to a 2S-th pixel datum are classified as a second set of pixel data. That is, the processor completes a process of dividing the i-th row of pixel data into K sets of pixel data while receiving the i-th row of pixel data, and then simultaneously outputs the K sets of pixel data to corresponding timing controllers 11 in the display assembly 10 .
- the display apparatus 2 provided by the embodiments of the present disclosure divides the i-th row of pixel data into K sets of pixel data, and sends the K sets of pixel data to the display assembly 10 simultaneously, so that pixel data with high-bandwidth may be transmitted in a case of limited bandwidth in the transmission technology.
- the main control chip 20 includes K second buffers 201 (as shown by B 2 in FIG. 6 ). It is assumed that the i-th row of pixel data include M pixel data.
- the processor is further configured to sequentially and respectively store every S pixel data in the pixel data from the first pixel datum to an M-th pixel datum among the i-th row of pixel data into a second buffer 201 in second buffers 201 from a first second buffer 201 to a (K ⁇ 1)-th second buffer 201 ; where M is greater than a product of (K ⁇ 1) and S and is less than or equal to a product of K and S ((K ⁇ 1) ⁇ S ⁇ M ⁇ K ⁇ S), and S and M are both positive integers.
- S pixel data in each second buffer from the first second buffer to the (K ⁇ 1)-th second buffer constitute a set of pixel data, that is, S pixel data in the first second buffer are the first set of pixel data in the i-th row of pixel data, S pixel data in the second second buffer are the second set of pixel data in the i-th row of pixel data, . . . , and S pixel data in the (K ⁇ 1)-th second buffer are the (K ⁇ 1) sets of pixel data in the i-th row of pixel data.
- the processor is further configured to store pixel data from a [(K ⁇ 1) ⁇ S+1]-th pixel datum to an M-th pixel datum among the i-th row of pixel data into a K-th second buffer 201 .
- the processor is further configured to generate S ⁇ [M ⁇ (K ⁇ 1) ⁇ S] virtual pixel data, and store the S ⁇ [M ⁇ (K ⁇ 1) ⁇ S] virtual pixel data into the K-th second buffer 201 . That is, the pixel data from the [(K ⁇ 1) ⁇ S+1]-th pixel datum to the M-th pixel datum and the S ⁇ [M ⁇ (K ⁇ 1) ⁇ S] virtual pixel data, which are in the K-th second buffer, constitute a set of pixel data, i.e., the K-th set of pixel data in the i-th row of pixel data.
- the processor generates the S ⁇ [M ⁇ (K ⁇ 1) ⁇ S] virtual pixel data according to a case where the i-th row of pixel data are divided into K sets of pixel data.
- the S ⁇ [M ⁇ (K ⁇ 1) ⁇ S] virtual pixel data stored in the K-th second buffer 201 is not used for display.
- a resolution of the display panel 14 is 3440 ⁇ 1440, and the display area of the display panel 14 is divided into two sub-areas.
- the display assembly 10 includes two timing controllers 11 , and widths of the sub-areas (the L area and the R area as shown in FIG. 7 ) of the display panel controlled by the two timing controllers 11 are both 1720, that is, the number of pixels in the i-th row of pixels in each sub-area is 1720.
- the i-th row of pixel data are equally divided by the processor and stored in corresponding second buffers 201 , that is, the processor stores the pixel data from the first pixel datum to the 1720th pixel among the i-th row of pixel data into the first second buffer 201 , and stores the pixel data from the 1721th pixel datum to the 3440th pixel datum into the second second buffer 201 .
- the display area of the display panel 14 is divided into two sub-areas, and widths of the sub-areas of the display panel controlled by two timing controllers 11 are each 1728, which is not equal to half of a width of the display panel 14 .
- the processor divides the i-th row of pixel data into two sets of pixel data.
- a first set of pixel data includes 1728 pixel data
- a second set of pixel data includes 1712 pixel data.
- transmission durations of the two sets of pixel data are different, and the problem of pixel data loss may occur.
- the processor generates 16 virtual pixel data, and stores the 16 virtual pixel data into an end of the second set of pixel data into the second second buffer 201 , so that the number of pixel data included in the two sets of pixel data is the same, and the transmission durations are the same, which may avoid the problem of pixel data loss in the transmission process.
- the main control chip 20 further includes K second eDp interfaces 202 .
- a second eDp interface 202 in the K second eDp interfaces 202 is connected to a first eDp interface 102 of a timing controller 11 in the K timing controllers 11 .
- a first second eDp interface 202 in the main control chip 20 is connected to the first eDp interface 102 of the first timing controller 11 in the display assembly 10 .
- a second second eDp interface 202 in the main control chip 20 is connected to the first eDp interface 102 of the second timing controller 11 in the display assembly 10 .
- the processor is further configured to output a set of pixel data among the K sets of pixel data into which the i-th row of pixel data are divided to a corresponding timing controller 11 through a second eDp interface in the K second eDp interfaces 202 .
- the processor is further configured to read the number of pixels in the i-th row of pixels in a sub-area 104 corresponding to the timing controller 11 stored in each timing controller 11 through an auxiliary (AUX) channel, so that the processor divides the i-th row of pixel data corresponding to the i-th row of pixels into K sets of pixel data according to the number of pixels in the i-th row of pixels.
- AUX auxiliary
- the processor is further configured to read extended display identification data (EDID) of the display panel 14 through the AUX channel.
- EDID extended display identification data
- the EDID includes basic parameters of performances of each display assembly 10 , such as manufacturer identification code, product identification code, manufacturing time, maximum display size, color settings, frequency limitations, and supported resolution.
- a display capability of the display panel 14 is obtained by acquiring the EDID, so that the main control chip 20 outputs data matched with the EDID to the display assembly 10 , so as to make the display panel 14 display images normally.
- the main control chip 20 and the timing controllers 11 in the display assembly 10 have agreed in advance on the number of pixels in the i-th row of pixels in a sub-area 104 , corresponding to each timing controller 11 , of the display panel 14 and a corresponding relationship between the number and each sub-area 104 , the processor may not read the number of pixels in the i-th row of pixels in a sub-area 104 corresponding to the timing controller 11 stored in each timing controller 11 , and the main control chip 20 may directly divide the i-th row of pixel data according to the agreed information and then transmit the divided pixel data to the corresponding timing controllers 11 in the display assembly 10 . In this way, a display speed at which the display panel displays the i-th row of pixel data may be accelerated.
- the processor is further configured to read DPCD of each timing controller through the AUX channel, and obtain a state of the first eDp interface 102 of the timing controller 11 according to the read DPCD.
- obtaining the state of the first eDp interface 102 of the timing controller 11 refers to determining transmission parameters of the first eDp interface 102 , such as the number of lanes, a transmission rate of each lane, voltage swing, pre-emphasis, equalization and clock recovery.
- the processor calculates a total bandwidth currently supported by the timing controller 11 by multiplying the number of lanes by the transmission rate of each lane. Generally, the transmission rate of each lane is equal.
- the processor may read the DPCD through the AUX channel a plurality of times to play a role in fool-proofing.
- the processor is further configured to receive a hot-plug detection (HPD) signal from each of the K timing controllers 11 in the display assembly 10 to determine whether each timing controller 11 is connected to the main control chip 20 .
- HPD hot-plug detection
- that the processor receives the HPD signal from each timing controller 11 refers to that the processor receives the HPD signal from the first eDp interface 102 of each timing controller 11 through the second eDp interface 202 .
- the processor determines that the corresponding timing controller 11 is not connected to the main control chip 20 , in response to that the received HPD signal is always a low-level signal. In this case, a handshake process (training) between the main control chip 20 and the timing controller 11 will not be performed.
- the processor determines that the corresponding timing controller 11 is connected to the main control chip 20 , in response to that the received HPD signal is a high-level signal and is a low-level signal lasting for 100 ms or more before the high-level signal, and thus the i-th row of pixel data may be transmitted.
- a low-level signal that lasts for less than 2 ms occurs during a period when the HPD signal received by the processor is a high-level signal.
- This situation is taken as a trigger condition for the processor to read the DPCD through the AUX channel. That is, the processor re-reads the DPCD, in response to that the received HPD signal from the timing controller 11 is a high-level signal, then the received HPD signal from the timing controller 11 is a low-level signal lasting for less than 2 ms, and afterwards the received HPD signal from the timing controller 11 is a high-level signal again.
- the processor transmits the i-th row of pixel data to the first eDp interface 102 of the corresponding timing controller 11 through the second eDp interface 202 according to results of the handshake processes (trainings) between the K second eDp interfaces 202 and the first eDp interface 102 corresponding to each timing controller 11 .
- the handshake process includes processes that the processor reads the EDID through the AUX channel, reads the DPCD through the AUX channel, and receives the HPD signal.
- Some embodiments of the present disclosure provide a display method of a data signal, and the display method includes S 10 .
- the display panel receives K sets of data voltages output by K data driving circuits 12 for display.
- a set of data voltages in the K sets of data voltages is output by each data driving circuit 12 in the K data driving circuits 12 according to a set of pixel data received from a corresponding timing controller 11 , and the set of pixel data is a set of pixel data among the K sets of pixel data.
- the display method of the data signal provided by the embodiments of the present disclosure has the same beneficial effects as the display assembly 10 , which will not be repeated herein.
- the display method further includes S 20 .
- a gate line connected to the i-th row of pixels in the display panel 14 receives a gate scanning signal from the gate driving circuit 13 , so that the i-th row of pixels receive the K sets of data voltages for display when the gate line connected to the i-th row of pixels receives the gate scanning signal.
- the gate scanning signal is output by the gate driving circuit 13 according to a control signal received from the timing controller 11 connected to the gate driving circuit 13 .
- the control signal from the timing controller 11 is output according to states of (K ⁇ 1) timing controllers 11 other than the timing controller 11 connected to the gate driving circuit among the K timing controllers 11 .
- Some embodiments of the present disclosure provide a transmission method of a data signal. As shown in FIG. 9 , the transmission method includes S 100 to S 200 .
- the processor receives the i-th row of pixel data in a frame of image data, and divides the i-th row of pixel data into K sets of pixel data.
- the frame of image data includes 1440 rows of pixel data, and each row of pixel data includes 3440 pixel data.
- the processor first receives pixel data from a first pixel datum to a 3440th pixel datum in a first row, and then receives pixel data from a first pixel datum to a 3440th pixel datum in a second row, and so on.
- the processor when receiving a first row of pixel data, the processor first receives the first pixel datum in the first row of pixel data, then receives the second pixel datum, . . . , and finally receives the 3440th pixel datum.
- the processor simultaneously transmits the K sets of pixel data to the K timing controllers 11 in the display assembly 10 .
- the transmission method of the data signal provided by the embodiments of the present disclosure has the same beneficial effects as the display apparatus 2 , which will not be repeated herein.
- the transmission method further includes S 101 to S 102 .
- the processor sequentially and respectively stores every S pixel data in pixel data from a first pixel datum to an M-th pixel datum among the i-th row of pixel data into a second buffer in second buffers from a first second buffer 201 to a (K ⁇ 1)-th second buffer 201 .
- the S pixel data in each second buffer from the first second buffer to the (K ⁇ 1)-th second buffer constitute a set of pixel data.
- the processor stores pixel data from a [(K ⁇ 1) ⁇ S+1]-th pixel datum to an M-th pixel datum among the i-th row of pixel data into a K-th second buffer 201 .
- the transmission method further includes S 103 to S 104 .
- the processor In S 103 , the processor generates S ⁇ [M ⁇ (K ⁇ 1) ⁇ S] virtual pixel data.
- the processor stores the generated S ⁇ [M ⁇ (K ⁇ 1) ⁇ S] virtual pixel data into the K-th second buffer 201 .
- the S 200 includes:
- the processor receives 1440 rows of pixel data, and each row of pixel data includes 3440 pixel data.
- the main control chip 20 includes two second buffers 201 , each of which stores 1728 pixel data.
- the processor first receives the first pixel datum in the first row of pixel data and stores it in one second buffer 201 , and the processor continues receiving pixel data and stores them in the one second buffer 201 , until the processor receives a 1728th pixel datum in the first row of pixel data and stores it in the one second buffer 201 ; here, pixel data from the first pixel datum to the 1728th pixel datum that are stored in the one second buffer 201 are a first set of pixel data in the first row of pixel data.
- the processor receives a 1729th pixel datum and stores it in the other second buffer 201 , and the processor continues receiving pixel data and storing them in the other second buffer 201 , until the processor receives a 3440th pixel datum and stores it in the other second buffer 201 , and afterwards the processor continues to store 16 virtual pixel data in the other second buffer 201 ; here, pixel data from the 1729th pixel datum to the 3440th pixel datum and the 16 virtual pixel data, which are stored in the other second buffer 201 , are a second set of pixel data in the first row of pixel data.
- the processor starts to simultaneously send the two sets of pixel data, stored in the two second buffers 201 , in first row of pixels to the first eDp interfaces 102 of corresponding timing controllers 11 through two second eDp interfaces 202 , respectively, and so on.
- the transmission method of the data signal before the S 100 , the transmission method of the data signal further includes S 003 .
- the processor reads the number of pixels in a row of pixels in a sub-area 104 corresponding to each timing controller 11 stored in each timing controller 11 , so that the processor divides the i-th row of pixel data corresponding to the i-th row of pixels into K sets of pixel data according to the number of pixels in the i-th row of pixels in a sub-area 104 corresponding to each timing controller 11 .
- the S 103 is performed after the S 003 , and the S 103 may be performed simultaneously with the S 100 .
- the transmission method of the data signal before the S 100 , the transmission method of the data signal further includes S 002 .
- the processor reads the DPCD through the AUX channel, and obtains a state of the first eDp interface of the timing controller 11 according to the DPCD.
- the transmission method of the data signal before the S 002 , the transmission method of the data signal further includes S 001 .
- the processor receives a HPD signal from each of the K timing controllers 11 in the display assembly 10 , and determines whether a corresponding timing controller 11 is connected to the main control chip 20 according to the HPD signal from each timing controller 11 .
- the display system 1 includes a host 3 and the display apparatus 2 in any of the above embodiments connected to the host 3 .
- the host 3 is configured to send the i-th row of pixel data in the frame of image data to the display apparatus 2 .
- the host 3 transmits the frame of image data to the main control chip 20 in the display apparatus 2 , the frame of image data includes 1440 rows of pixel data, and each row of pixel data includes 3440 pixel data.
- the host 3 first transmits the first row of pixel data to the main control chip 20 , and after the main control chip 20 finishes receiving, the host 3 continues to transmit the second row of pixel data to the main control chip 20 , and so on.
- Some embodiments of the present disclosure provide a computer-readable storage medium (e.g., a non-transitory computer-readable storage medium).
- the computer readable storage medium has stored thereon computer program instructions that, when run on a processor, cause the processor to execute one or more steps in the display method of pixel data as described in any of the above embodiments or one or more steps in the transmission method of pixel data as described in any of the above embodiments.
- the computer-readable storage medium may include, but is not limited to a magnetic storage device (e.g., a hard disk, a floppy disk or a magnetic tape), an optical disk (e.g., a compact disk (CD), a digital versatile disk (DVD)), a smart card or a flash memory device (e.g., an erasable programmable read-only memory (EPROM), a card, a stick or a key driver).
- Various computer-readable storage media described in the present disclosure may represent one or more devices and/or other machine-readable storage media for storing information.
- the term “machine-readable storage media” may include, but is not limited to, wireless channels and various other media capable of storing, containing and/or carrying instructions and/or data.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
Description
Claims (15)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201911330855.XA CN113012614A (en) | 2019-12-20 | 2019-12-20 | Display assembly, display device, data signal display method and data signal transmission method |
CN201911330855.X | 2019-12-20 | ||
PCT/CN2020/134238 WO2021121064A1 (en) | 2019-12-20 | 2020-12-07 | Display assembly, display apparatus, and data signal display method and transmission method |
Publications (2)
Publication Number | Publication Date |
---|---|
US20220148480A1 US20220148480A1 (en) | 2022-05-12 |
US11532256B2 true US11532256B2 (en) | 2022-12-20 |
Family
ID=76382538
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/433,825 Active US11532256B2 (en) | 2019-12-20 | 2020-12-07 | Display assembly, display apparatus, and display method and transmission method of data signal |
Country Status (3)
Country | Link |
---|---|
US (1) | US11532256B2 (en) |
CN (1) | CN113012614A (en) |
WO (1) | WO2021121064A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11810132B1 (en) | 2022-06-23 | 2023-11-07 | World Answer Zone Llc | Method of collating, abstracting, and delivering worldwide viewpoints |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114495798B (en) * | 2022-02-28 | 2024-03-22 | 北京京东方显示技术有限公司 | Control device and control method, display device, and storage medium |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101136189A (en) | 2007-10-16 | 2008-03-05 | 友达光电股份有限公司 | Display apparatus and method for conveying image data in it |
US7804497B2 (en) | 2005-09-12 | 2010-09-28 | Samsung Electronics Co., Ltd | Display driving circuit, display device, display system and method of driving display devices |
US20130314423A1 (en) * | 2012-05-24 | 2013-11-28 | Apple Inc. | Edid shadowing techniques for fast display startup |
US20140253566A1 (en) * | 2013-03-11 | 2014-09-11 | Raydium Semiconductor Corporation | Source driving circuit and data transmission method thereof |
US20150339967A1 (en) * | 2014-05-21 | 2015-11-26 | Samsung Electronics Co., Ltd. | Display apparatus, electronic device including the same, and method of operating the same |
US20160042711A1 (en) * | 2014-08-11 | 2016-02-11 | Samsung Display Co., Ltd. | Display apparatus |
US20160351099A1 (en) * | 2015-05-29 | 2016-12-01 | Lg Display Co., Ltd. | Timing controller and display device |
US9858897B2 (en) * | 2014-12-01 | 2018-01-02 | Samsung Electronics Co., Ltd. | Display driver integrated circuit including a plurality of timing controller-embedded drivers for driving a plurality of display regions in synchronization and a display device including the same |
CN107529669A (en) | 2016-10-12 | 2018-01-02 | 思博半导体股份有限公司 | Data output device |
US10043459B1 (en) * | 2016-06-01 | 2018-08-07 | Amazon Technologies, Inc. | Display timing controller with single-frame buffer memory |
CN110415661A (en) | 2019-07-02 | 2019-11-05 | 深圳市华星光电技术有限公司 | Liquid crystal display device and its driving method |
US11126288B2 (en) * | 2018-03-27 | 2021-09-21 | Samsung Display Co., Ltd. | Touch sensor and display device having the same |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20120054442A (en) * | 2010-11-19 | 2012-05-30 | 삼성전자주식회사 | Source driving circuit, display device including the source driving circuit and operating method of the display device |
CN102592531B (en) * | 2011-01-17 | 2015-01-14 | 奇景光电股份有限公司 | Display device and timing control module thereof |
CN103021297B (en) * | 2012-12-28 | 2016-02-24 | 深圳市华星光电技术有限公司 | Display panels and liquid crystal display thereof |
CN103544926A (en) * | 2013-10-18 | 2014-01-29 | 天津三星电子有限公司 | Liquid crystal display panel and display device |
KR102219762B1 (en) * | 2014-10-30 | 2021-02-24 | 삼성전자주식회사 | Display device including host and panel driving circuit that communicates each other using clock-embedded host interface and method of operating the display device |
KR101698930B1 (en) * | 2014-11-11 | 2017-01-23 | 삼성전자 주식회사 | Display driving device, display device and Opertaing method thereof |
KR102565752B1 (en) * | 2016-12-28 | 2023-08-11 | 엘지디스플레이 주식회사 | Electroluminescent Display Device and Driving Device thereof |
CN107633800A (en) * | 2017-10-25 | 2018-01-26 | 上海天马微电子有限公司 | Display panel and display device |
CN108986682B (en) * | 2018-09-30 | 2023-11-21 | 惠科股份有限公司 | Logic board assembly and display device |
-
2019
- 2019-12-20 CN CN201911330855.XA patent/CN113012614A/en active Pending
-
2020
- 2020-12-07 WO PCT/CN2020/134238 patent/WO2021121064A1/en active Application Filing
- 2020-12-07 US US17/433,825 patent/US11532256B2/en active Active
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7804497B2 (en) | 2005-09-12 | 2010-09-28 | Samsung Electronics Co., Ltd | Display driving circuit, display device, display system and method of driving display devices |
CN101136189A (en) | 2007-10-16 | 2008-03-05 | 友达光电股份有限公司 | Display apparatus and method for conveying image data in it |
US20130314423A1 (en) * | 2012-05-24 | 2013-11-28 | Apple Inc. | Edid shadowing techniques for fast display startup |
US20140253566A1 (en) * | 2013-03-11 | 2014-09-11 | Raydium Semiconductor Corporation | Source driving circuit and data transmission method thereof |
CN104050908A (en) | 2013-03-11 | 2014-09-17 | 瑞鼎科技股份有限公司 | Source driving circuit and data transmission method thereof |
CN106415697A (en) | 2014-05-21 | 2017-02-15 | 三星电子株式会社 | Display apparatus, electronic device including the same, and method of operating the same |
US20150339967A1 (en) * | 2014-05-21 | 2015-11-26 | Samsung Electronics Co., Ltd. | Display apparatus, electronic device including the same, and method of operating the same |
US20160042711A1 (en) * | 2014-08-11 | 2016-02-11 | Samsung Display Co., Ltd. | Display apparatus |
US9858897B2 (en) * | 2014-12-01 | 2018-01-02 | Samsung Electronics Co., Ltd. | Display driver integrated circuit including a plurality of timing controller-embedded drivers for driving a plurality of display regions in synchronization and a display device including the same |
US20160351099A1 (en) * | 2015-05-29 | 2016-12-01 | Lg Display Co., Ltd. | Timing controller and display device |
US10043459B1 (en) * | 2016-06-01 | 2018-08-07 | Amazon Technologies, Inc. | Display timing controller with single-frame buffer memory |
CN107529669A (en) | 2016-10-12 | 2018-01-02 | 思博半导体股份有限公司 | Data output device |
US11126288B2 (en) * | 2018-03-27 | 2021-09-21 | Samsung Display Co., Ltd. | Touch sensor and display device having the same |
CN110415661A (en) | 2019-07-02 | 2019-11-05 | 深圳市华星光电技术有限公司 | Liquid crystal display device and its driving method |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11810132B1 (en) | 2022-06-23 | 2023-11-07 | World Answer Zone Llc | Method of collating, abstracting, and delivering worldwide viewpoints |
Also Published As
Publication number | Publication date |
---|---|
US20220148480A1 (en) | 2022-05-12 |
WO2021121064A1 (en) | 2021-06-24 |
CN113012614A (en) | 2021-06-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9786255B2 (en) | Dynamic frame repetition in a variable refresh rate system | |
US11532256B2 (en) | Display assembly, display apparatus, and display method and transmission method of data signal | |
EP3242268A1 (en) | Method for automatically identifying and calibrating medical color and gray-scale images | |
US8390613B2 (en) | Display driver integrated circuits, and systems and methods using display driver integrated circuits | |
CN107615369B (en) | Control device, display device, control method, and computer-readable storage medium | |
KR102576159B1 (en) | Display apparatus and driving method thereof | |
CN108449566A (en) | Video frame rate compensation is carried out by adjusting vertical blanking | |
US10614743B2 (en) | Display apparatus and a method of driving the same | |
KR102242104B1 (en) | Display device | |
US9160895B2 (en) | Method and apparatus for quickly responding to signal | |
JP2008129576A (en) | Liquid crystal display device and driving method thereof | |
US10817242B2 (en) | Image display device, connection method of image display device, and multi-display system | |
JP5974218B1 (en) | Image communication device | |
KR101617325B1 (en) | Display apparatus and method for driving the same | |
US9054939B2 (en) | Method of processing data and a display apparatus performing the method | |
US20230245633A1 (en) | Display apparatus and control method thereof | |
EP3905231A1 (en) | Display apparatus and control method thereof | |
CN109584766B (en) | Display method, display device and device with storage function | |
KR101813421B1 (en) | Transmission device, reception device, transmission/reception system, and image display system | |
US11908429B2 (en) | Timing controller, timing control method, and storage medium | |
KR20160044672A (en) | Method of driving display panel, display panel driving apparatus and display apparatus having the display panel driving apparatus | |
US10580347B2 (en) | Timing controller, display device including timing controller, and method of driving timing controller | |
CN113920952A (en) | Electronic paper debugging method, electronic paper, debugging system and equipment | |
TWI822236B (en) | Control method for image display | |
US20240249698A1 (en) | Static Display Metadata Modifications |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BOE TECHNOLOGY GROUP CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ZHU, MIN;REEL/FRAME:057313/0525 Effective date: 20210521 Owner name: K-TRONICS (SUZHOU) TECHNOLOGY CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ZHU, MIN;REEL/FRAME:057313/0525 Effective date: 20210521 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
AS | Assignment |
Owner name: BEIJING BOE TECHNOLOGY DEVELOPMENT CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BOE TECHNOLOGY GROUP CO., LTD.;REEL/FRAME:061620/0963 Effective date: 20221101 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |