US11308908B2 - Liquid crystal display panel and driving method thereof - Google Patents

Liquid crystal display panel and driving method thereof Download PDF

Info

Publication number
US11308908B2
US11308908B2 US16/618,368 US201916618368A US11308908B2 US 11308908 B2 US11308908 B2 US 11308908B2 US 201916618368 A US201916618368 A US 201916618368A US 11308908 B2 US11308908 B2 US 11308908B2
Authority
US
United States
Prior art keywords
data
driving circuit
lines
liquid crystal
crystal display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US16/618,368
Other versions
US20210407449A1 (en
Inventor
Shan Wang
Yichien WEN
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Assigned to SHENZHEN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD. reassignment SHENZHEN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WANG, SHAN, WEN, Yichien
Publication of US20210407449A1 publication Critical patent/US20210407449A1/en
Application granted granted Critical
Publication of US11308908B2 publication Critical patent/US11308908B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0252—Improving the response speed

Definitions

  • the present disclosure relates to the field of display technologies, and more particularly to a liquid crystal display panel and a driving method thereof.
  • An object of the present disclosure is to provide a liquid crystal display panel and a driving method thereof, thereby improving uniformity and display effect of the liquid crystal display panel.
  • an embodiment of the present disclosure is to provide a liquid crystal display panel.
  • the liquid crystal display panel comprises: a pixel unit module comprising a plurality of pixel units, the plurality pixel units arranged in a matrix; a plurality of scanning lines, each of the scanning lines connected to at least two of the pixel units on a same row; a gate driving circuit connected to the plurality of scanning lines and providing gate signals for the scanning lines to control the pixel units, which the scanning lines are connected to, to be turned on; a plurality of data lines, the plurality of data lines are respectively connected to the plurality of pixel units on different columns; a data driving circuit, which is connected to the plurality of data lines and provides data signals for the data lines to charge the turn-on pixel units which the data lines are connected to; wherein the data signals provided by the data driving circuit for the plurality of data lines are sequentially delayed that enables a time to be turned on matching a time to be charged for the plurality of pixel units in the liquid crystal display panel.
  • an embodiment of the present disclosure further provides a liquid crystal display device.
  • the liquid crystal display device comprises the above liquid crystal display panel.
  • the present disclosure provides a liquid crystal display panel, wherein the data signals provided by the data driving circuit for the plurality of data lines are sequentially delayed along a direction away from the gate driving circuit that enables a time to be turned on matching a time to be charged for the plurality of pixel units in the liquid crystal display panel, and makes the data signals have sufficient charging time, thereby solving nonuniform brightness of panels caused by insufficient charging of the data signals by the delayed gate signals and improving display quality of panels.
  • FIG. 1 is a schematic structural diagram of a liquid crystal display panel according to the first embodiment of the present disclosure.
  • FIG. 2 is a schematic structural diagram of a liquid crystal display panel according to the second embodiment of the present disclosure.
  • FIG. 3 is a schematic structural diagram of a liquid crystal display panel according to the third embodiment of the present disclosure.
  • FIG. 4 is a schematic signal timing diagram of each signals in the liquid crystal display panel after offset by the logic board according to an embodiment of the present disclosure.
  • FIG. 5 is a schematic structural diagram of a liquid crystal display panel according to the fourth embodiment of the present disclosure.
  • FIG. 6 is a schematic structural diagram of a liquid crystal display device according to an embodiment of the present disclosure.
  • FIG. 1 is a schematic structural diagram of a liquid crystal display panel according to the first embodiment of the present disclosure.
  • the liquid crystal display panel 10 comprises a pixel unit module 11 which comprises a plurality of pixel units, such as a pixel unit 111 and a pixel unit 112 ; scanning lines 12 , a gate driving circuit 13 , a data line 141 , a data line 142 , and a data driving circuit 15 .
  • the plurality of pixel units in the pixel unit module 11 are arranged in a matrix.
  • Each of the scanning lines 12 is connected to at least two of the pixel units (such as the pixel unit 111 and the pixel unit 112 ) on a same row.
  • the gate driving circuit 13 is connected to the scanning lines 12 and providing gate signals for the scanning lines 12 to control the pixel units (such as the pixel unit 111 and the pixel unit 112 ), which the scanning lines 12 are connected to, to be turned on.
  • the data line 141 and the data line 142 are respectively connected to the pixel units on different columns (for example, the data line 141 is connected to the pixel unit 111 , and the data line 142 is connected to the pixel unit 112 ).
  • the data driving circuit 15 is connected to the data line 141 and the data line 142 , and provides data signals for the data line 141 and the data line 142 to charge the turn-on pixel units (such as the pixel unit 111 and the pixel unit 112 ) which the data line 141 and the data line 142 are connected to.
  • a received gate signal for the pixel unit 111 which is closer to the gate driving circuit 13 is very close to the original signal
  • a received gate signal for the pixel unit 112 which is farther from the gate driving circuit 13 is a signal that gradually rises from a low to a standard value.
  • the pixel unit 111 is faster than the pixel unit 112 to reach a turn-on state.
  • the pixel unit 111 and the pixel unit 112 are on different columns, so the data signals are provided from different data lines (the data line 141 and the data line 142 ).
  • the data signals provided by the data driving circuit 15 for the data line 141 and the data line 142 are sequentially delayed along a direction away from the gate driving circuit 13 . That is data signals provided for the data line 142 are delayed than data signals provided for the data line 141 , and data signals received by the pixel unit 112 are delayed than data signals received by the pixel unit 111 . A time to be turned on for the pixel unit 112 is delayed than the pixel unit 111 that enables a time to be turned on matching a time to be charged for the pixel unit 112 . Therefore, the charging time is sufficient for the data signals, and it effectively solves nonuniform brightness of panels, improving display quality of panels.
  • the data signals provided by the data driving circuit for the plurality of data lines are sequentially delayed along a direction away from the gate driving circuit that enables a time to be turned on matching a time to be charged for the plurality of pixel units in the liquid crystal display panel, and makes the data signals have sufficient charging time, thereby solving nonuniform brightness of panels caused by insufficient charging of the data signals by the delayed gate signals and improving display quality of panels.
  • FIG. 2 is a schematic structural diagram of a liquid crystal display panel according to the second embodiment of the present disclosure.
  • the liquid crystal display panel 20 comprises a pixel unit module 21 which comprises a plurality of pixel units, such as a pixel unit 211 and a pixel unit 212 ; scanning lines 22 , a gate driving circuit 23 , a data line 241 , a data line 242 , a data driving circuit 25 , a monitor line 261 , a monitor line 262 , and a logic board 27 .
  • each of the scanning lines 22 is connected to at least two of the pixel units (such as the pixel unit 211 and the pixel unit 212 ) on a same row.
  • the gate driving circuit 23 is connected to the scanning lines 22 and providing gate signals for the scanning lines 22 to control the pixel units (such as the pixel unit 211 and the pixel unit 212 ), which the scanning lines 22 are connected to, to be turned on.
  • the data line 241 and the data line 242 are respectively connected to the pixel units on different columns (for example, the data line 241 is connected to the pixel unit 211 , and the data line 242 is connected to the pixel unit 212 ).
  • the data driving circuit 25 is connected to the data line 241 and the data line 242 , and provides data signals for the data line 241 and the data line 242 to charge the turn-on pixel units (such as the pixel unit 211 and the pixel unit 212 ) which the data line 241 and the data line 242 are connected to.
  • the monitor line 261 is connected to the pixel unit 211 , the monitor line 262 is connected to the pixel unit 212 , and the pixel unit 211 and the pixel unit 212 are on a same row.
  • the monitor line 261 and the monitor line 262 are used to respectively monitor a time to be turned on for the pixel unit 211 and the pixel unit 212 .
  • a time to turn on the pixel units is a time for a gate signal voltage of the pixel units reaching 90% of a standard value.
  • the standard value is a starting pulse voltage (STV) value provided by the gate driving circuit 23 .
  • the pixel unit 211 is closest to the gate driving circuit 23 , so a gate signal received by the pixel unit 211 reaches the STV value immediately, that is the pixel unit 211 is on a turn-on state immediately. If the time is recorded as 0, then a gate signal received by the pixel unit 212 which is farther from the gate driving circuit 23 is gradually rises from a low value, and after a time t, the gate signal voltage received by the pixel unit 212 reaches 90% of the STV value. That is the pixel unit 212 is turned on at time t. In other embodiments, other voltage values (such as 80% of the STV or 70% of the STV) can be set as a basis for judging if the pixel units are turned on.
  • the logic board 27 is connected to the monitor line 261 and the monitor line 262 to obtain the times of the pixel unit 211 and the pixel unit 212 to be turned on monitored by the monitor line 261 and the monitor line 262 , and calculates a time difference between the times of the pixel unit 211 and the pixel unit 212 to be turned on according to the obtained times of the pixel unit 211 and the pixel unit 212 to be turned on.
  • the time difference is t in the embodiment.
  • the logic board 27 is connected to the data driving circuit 25 , and sends the calculated time difference t to the data driving circuit 25 , thereby the data driving circuit can control the delay time between the data signals provided by the data line 241 and the data line 242 in accordance of the time difference t. That is the data signal provided by the data line 242 is delayed a time t than the data signal provided by the data line 241 .
  • the time difference of the pixel units to be turned on can be accurately calculated through the monitor lines and the logic board, thereby the time difference of the data signals which are provided by the data driving circuit for the plurality of data lines and are delayed along a direction away from the gate driving circuit can be accurately obtained. It enables a time to be turned on matching a time to be charged for the plurality of pixel units in the liquid crystal display panel, and makes the data signals have sufficient charging time, thereby solving nonuniform brightness of panels caused by insufficient charging of the data signals by the delayed gate signals and improving display quality of panels.
  • FIG. 3 is a schematic structural diagram of a liquid crystal display panel according to the third embodiment of the present disclosure.
  • the liquid crystal display panel 30 comprises a pixel unit module 31 which comprises a plurality of pixel units, such as a pixel unit 311 and a pixel unit 312 ; scanning lines 32 , a gate driving circuit 33 , a data line 341 , a data line 342 , a data driving circuit 35 , a monitor line 361 , a monitor line 362 , and a logic board 37 .
  • the structures and connection relationship of the pixel unit module 31 , the pixel unit 311 , the pixel unit 312 , the scanning lines 32 , the gate driving circuit 33 , the data line 341 , the data line 342 , the data driving circuit 35 , the monitor line 361 , the monitor line 362 , and the logic board 37 are consistent with those of the pixel unit module 21 , the pixel unit 211 , the pixel unit 212 , the scanning lines 22 , the gate driving circuit 23 , the data line 241 , the data line 242 , the data driving circuit 25 , the monitor line 261 , the monitor line 262 , and the logic board 27 in the liquid crystal display panel according to the second embodiment of the present disclosure, and which will not be iterated herein for the sake of conciseness.
  • the data driving circuit 35 comprises a data drive chip 351 and a data drive chip 352 , the data drive chip 351 is connected to the data line 341 , and the data drive chip 352 is connected to the data line 342 .
  • the data drive chip 351 and the data drive chip 352 are further connected to the logic board 37 .
  • the data signals provided by the data drive chip 351 for the data line 341 are delayed than the data signals provided by the data drive chip 352 for the data line 342 .
  • the data drive chip 351 and the data drive chip 352 in the embodiment are chips of chip on film (COF).
  • the logic board 37 controls the data signals provided by the data driving circuit 35 for the plurality of data lines to delay in sequence by shifting drive signals (TP) provided by the data drive chips in the data driving circuit 35 .
  • TP drive signals
  • FIG. 4 is a schematic signal timing diagram of each signals in the liquid crystal display panel after offset by the logic board according to an embodiment of the present disclosure.
  • Gp 1 is a gate signal received by the pixel unit 311
  • Gp 2 is a gate signal received by the pixel unit 312
  • TP 1 is a drive signal provided by the data drive chip 351
  • TP 2 is a drive signal provided by the data drive chip 352
  • Data 1 is a data signal provided by the data driving circuit 35 for the pixel unit 311 through the data line 341
  • Data 2 is a data signal provided by the data driving circuit 35 for the pixel unit 312 through the data line 342 .
  • a time of the pixel unit 312 to be turned on is delayed a time t than a time of the pixel unit 311 to be turned on
  • a drive signal provided by the data drive chip 352 is delayed a time t than a drive signal provided by the data drive chip 351
  • a data signal provided by the data driving circuit 35 for the pixel unit 312 through the data line 342 is delayed a time t than a data signal provided by the data driving circuit 35 for the pixel unit 311 through the data line 341 . Therefore, a time to be turned on matching a time to be charged for the pixel unit 311 and the pixel unit 312 .
  • delaying the data signals provided by the data driving circuit for the pixel units through the data lines by shifting the drive signals provided by the data drive chips enables a time to be turned on matching a time to be charged for the plurality of pixel units in the liquid crystal display panel, and makes the data signals have sufficient charging time, thereby solving nonuniform brightness of panels caused by insufficient charging of the data signals by the delayed gate signals and improving display quality of panels.
  • FIG. 5 is a schematic structural diagram of a liquid crystal display panel according to the fourth embodiment of the present disclosure.
  • the liquid crystal display panel 50 comprises a pixel unit module 51 which comprises a plurality of pixel units, such as a pixel unit 511 and a pixel unit 512 ; scanning lines 52 , a gate driving circuit 53 , a data line 541 , a data line 542 , a data driving circuit 55 , a monitor line 561 , a monitor line 562 , a logic board 57 , and a timing controller 58 .
  • the data driving circuit 55 comprises a data drive chip 551 and a data drive chip 552 , the data drive chip 551 is connected to the data line 541 , and the data drive chip 552 is connected to the data line 542 .
  • the structures and connection relationship of the pixel unit 511 , the pixel unit 512 , the scanning lines 52 , the gate driving circuit 53 , the data line 541 , the data line 542 , the data driving circuit 55 , the monitor line 561 , the monitor line 562 , and the logic board 57 are consistent with those of the pixel unit 211 , the pixel unit 212 , the scanning lines 22 , the gate driving circuit 23 , the data line 241 , the data line 242 , the data driving circuit 25 , the monitor line 261 , the monitor line 262 , and the logic board 27 in the liquid crystal display panel according to the second embodiment of the present disclosure, and which will not be iterated herein for the sake of conciseness.
  • the timing controller 58 is connected to the gate driving circuit 53 and the data driving circuit 55 , and is used to control operations of the gate driving circuit 53 and the data driving circuit 55 .
  • the timing controller 58 provides clock signals for the gate driving circuit 53 and the data driving circuit 55 , making the gate driving circuit 53 and the data driving circuit 55 operate in accordance of the clock signals.
  • the embodiment of the present disclosure makes the gate driving circuit and the data driving circuit operate more accurately by the timing controller.
  • FIG. 6 is a schematic structural diagram of a liquid crystal display device according to an embodiment of the present disclosure.
  • the liquid crystal display device 60 comprises a liquid crystal display panel 61 .
  • the liquid crystal display panel 61 is any of the liquid crystal display panels showed in FIG. 1 to FIG. 3 , and FIG. 5 .
  • the embodiment of the present disclosure can effectively improve display quality and user experiences.
  • the present disclosure provides a liquid crystal display panel, wherein the data signals provided by the data driving circuit for the plurality of data lines are sequentially delayed along a direction away from the gate driving circuit that enables a time to be turned on matching a time to be charged for the plurality of pixel units in the liquid crystal display panel, and makes the data signals have sufficient charging time, thereby solving nonuniform brightness of panels caused by insufficient charging of the data signals by the delayed gate signals and improving display quality of panels.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

A liquid crystal display panel and a driving method thereof. The liquid crystal display panel comprises: a pixel unit module comprising a plurality of pixel units arranged in a matrix; a plurality of scanning lines, each of the scanning lines connected to at least two of the pixel units on a same row; a gate driving circuit connected to the plurality of scanning lines and providing gate signals for the scanning lines to control the pixel units, which the scanning lines are connected to, to be turned on; a plurality of data lines respectively connected to at least one pixel unit on different columns; a data driving circuit, which is connected to the plurality of data lines and provides data signals for the data lines to charge the turn-on pixel units which the data lines are connected to.

Description

CROSS REFERENCE TO RELATED APPLICATIONS
This application is the National Stage of PCT/CN2019/106222 field on Sep. 17, 2019, which claims priority of Chinese Application No. 201910648934.9 field on Jul. 18, 2019, the disclosure of which is incorporated by reference in its entirety.
FIELD OF INVENTION
The present disclosure relates to the field of display technologies, and more particularly to a liquid crystal display panel and a driving method thereof.
BACKGROUND OF INVENTION
With development of the display industry, requirements for all properties of display panels are increasing. Resolution requirements for the panels are also increasing, and refresh rate of the panel is increased, so that charging time of the panel is shortened. Along with influences of the panel manufacturing processes, the panel has a large RC load, which causes a time to turn on the gate to be inconsistent, further shortening the charging time. If the charging time of panels is too short, it will cause insufficient charging, thereby causing the display effect and uniformity of panels to decrease.
SUMMARY OF INVENTION
An object of the present disclosure is to provide a liquid crystal display panel and a driving method thereof, thereby improving uniformity and display effect of the liquid crystal display panel.
To solve the above technical problem, an embodiment of the present disclosure is to provide a liquid crystal display panel. The liquid crystal display panel comprises: a pixel unit module comprising a plurality of pixel units, the plurality pixel units arranged in a matrix; a plurality of scanning lines, each of the scanning lines connected to at least two of the pixel units on a same row; a gate driving circuit connected to the plurality of scanning lines and providing gate signals for the scanning lines to control the pixel units, which the scanning lines are connected to, to be turned on; a plurality of data lines, the plurality of data lines are respectively connected to the plurality of pixel units on different columns; a data driving circuit, which is connected to the plurality of data lines and provides data signals for the data lines to charge the turn-on pixel units which the data lines are connected to; wherein the data signals provided by the data driving circuit for the plurality of data lines are sequentially delayed that enables a time to be turned on matching a time to be charged for the plurality of pixel units in the liquid crystal display panel.
To solve the above technical problems, an embodiment of the present disclosure further provides a liquid crystal display device. The liquid crystal display device comprises the above liquid crystal display panel.
The difference from current techniques is that: the present disclosure provides a liquid crystal display panel, wherein the data signals provided by the data driving circuit for the plurality of data lines are sequentially delayed along a direction away from the gate driving circuit that enables a time to be turned on matching a time to be charged for the plurality of pixel units in the liquid crystal display panel, and makes the data signals have sufficient charging time, thereby solving nonuniform brightness of panels caused by insufficient charging of the data signals by the delayed gate signals and improving display quality of panels.
DESCRIPTION OF DRAWINGS
The accompanying figures to be used in the description of embodiments of the present disclosure or prior art will be described in brief to more clearly illustrate the technical solutions of the embodiments or the prior art. The accompanying figures described below are only part of the embodiments of the present disclosure, from which figures those skilled in the art can derive further figures without making any inventive efforts.
FIG. 1 is a schematic structural diagram of a liquid crystal display panel according to the first embodiment of the present disclosure.
FIG. 2 is a schematic structural diagram of a liquid crystal display panel according to the second embodiment of the present disclosure.
FIG. 3 is a schematic structural diagram of a liquid crystal display panel according to the third embodiment of the present disclosure.
FIG. 4 is a schematic signal timing diagram of each signals in the liquid crystal display panel after offset by the logic board according to an embodiment of the present disclosure.
FIG. 5 is a schematic structural diagram of a liquid crystal display panel according to the fourth embodiment of the present disclosure.
FIG. 6 is a schematic structural diagram of a liquid crystal display device according to an embodiment of the present disclosure.
 DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
The embodiments of the present disclosure are described in detail hereinafter. Examples of the described embodiments are given in the accompanying drawings. The specific embodiments described with reference to the attached drawings are all exemplary and are intended to illustrate and interpret the present disclosure. Based on the embodiments in the present disclosure, all other embodiments obtained by those skilled in the art without creative efforts are within the scope of the present disclosure.
Referring to FIG. 1, FIG. 1 is a schematic structural diagram of a liquid crystal display panel according to the first embodiment of the present disclosure. The liquid crystal display panel 10 comprises a pixel unit module 11 which comprises a plurality of pixel units, such as a pixel unit 111 and a pixel unit 112; scanning lines 12, a gate driving circuit 13, a data line 141, a data line 142, and a data driving circuit 15. Wherein the plurality of pixel units in the pixel unit module 11 are arranged in a matrix. Each of the scanning lines 12 is connected to at least two of the pixel units (such as the pixel unit 111 and the pixel unit 112) on a same row. The gate driving circuit 13 is connected to the scanning lines 12 and providing gate signals for the scanning lines 12 to control the pixel units (such as the pixel unit 111 and the pixel unit 112), which the scanning lines 12 are connected to, to be turned on. The data line 141 and the data line 142 are respectively connected to the pixel units on different columns (for example, the data line 141 is connected to the pixel unit 111, and the data line 142 is connected to the pixel unit 112). The data driving circuit 15 is connected to the data line 141 and the data line 142, and provides data signals for the data line 141 and the data line 142 to charge the turn-on pixel units (such as the pixel unit 111 and the pixel unit 112) which the data line 141 and the data line 142 are connected to.
When an area of the liquid crystal display panel 10 is large, due to RC delay, a received gate signal for the pixel unit 111 which is closer to the gate driving circuit 13 is very close to the original signal, and a received gate signal for the pixel unit 112 which is farther from the gate driving circuit 13 is a signal that gradually rises from a low to a standard value. The pixel unit 111 is faster than the pixel unit 112 to reach a turn-on state. The pixel unit 111 and the pixel unit 112 are on different columns, so the data signals are provided from different data lines (the data line 141 and the data line 142). The data signals provided by the data driving circuit 15 for the data line 141 and the data line 142 are sequentially delayed along a direction away from the gate driving circuit 13. That is data signals provided for the data line 142 are delayed than data signals provided for the data line 141, and data signals received by the pixel unit 112 are delayed than data signals received by the pixel unit 111. A time to be turned on for the pixel unit 112 is delayed than the pixel unit 111 that enables a time to be turned on matching a time to be charged for the pixel unit 112. Therefore, the charging time is sufficient for the data signals, and it effectively solves nonuniform brightness of panels, improving display quality of panels.
It should be noted that, only one scanning line, two pixel units, and two data lines are listed in the embodiment, and a plurality of scanning lines, pixel units, and data lines can be disposed in other embodiments.
From the above description, in the embodiment, the data signals provided by the data driving circuit for the plurality of data lines are sequentially delayed along a direction away from the gate driving circuit that enables a time to be turned on matching a time to be charged for the plurality of pixel units in the liquid crystal display panel, and makes the data signals have sufficient charging time, thereby solving nonuniform brightness of panels caused by insufficient charging of the data signals by the delayed gate signals and improving display quality of panels.
Referring to FIG. 2, FIG. 2 is a schematic structural diagram of a liquid crystal display panel according to the second embodiment of the present disclosure. The liquid crystal display panel 20 comprises a pixel unit module 21 which comprises a plurality of pixel units, such as a pixel unit 211 and a pixel unit 212; scanning lines 22, a gate driving circuit 23, a data line 241, a data line 242, a data driving circuit 25, a monitor line 261, a monitor line 262, and a logic board 27.
Wherein the plurality of pixel units in the pixel unit module 21 are arranged in a matrix. Each of the scanning lines 22 is connected to at least two of the pixel units (such as the pixel unit 211 and the pixel unit 212) on a same row. The gate driving circuit 23 is connected to the scanning lines 22 and providing gate signals for the scanning lines 22 to control the pixel units (such as the pixel unit 211 and the pixel unit 212), which the scanning lines 22 are connected to, to be turned on. The data line 241 and the data line 242 are respectively connected to the pixel units on different columns (for example, the data line 241 is connected to the pixel unit 211, and the data line 242 is connected to the pixel unit 212). The data driving circuit 25 is connected to the data line 241 and the data line 242, and provides data signals for the data line 241 and the data line 242 to charge the turn-on pixel units (such as the pixel unit 211 and the pixel unit 212) which the data line 241 and the data line 242 are connected to.
The monitor line 261 is connected to the pixel unit 211, the monitor line 262 is connected to the pixel unit 212, and the pixel unit 211 and the pixel unit 212 are on a same row. The monitor line 261 and the monitor line 262 are used to respectively monitor a time to be turned on for the pixel unit 211 and the pixel unit 212. In the embodiment, a time to turn on the pixel units is a time for a gate signal voltage of the pixel units reaching 90% of a standard value. The standard value is a starting pulse voltage (STV) value provided by the gate driving circuit 23. For example, the pixel unit 211 is closest to the gate driving circuit 23, so a gate signal received by the pixel unit 211 reaches the STV value immediately, that is the pixel unit 211 is on a turn-on state immediately. If the time is recorded as 0, then a gate signal received by the pixel unit 212 which is farther from the gate driving circuit 23 is gradually rises from a low value, and after a time t, the gate signal voltage received by the pixel unit 212 reaches 90% of the STV value. That is the pixel unit 212 is turned on at time t. In other embodiments, other voltage values (such as 80% of the STV or 70% of the STV) can be set as a basis for judging if the pixel units are turned on.
The logic board 27 is connected to the monitor line 261 and the monitor line 262 to obtain the times of the pixel unit 211 and the pixel unit 212 to be turned on monitored by the monitor line 261 and the monitor line 262, and calculates a time difference between the times of the pixel unit 211 and the pixel unit 212 to be turned on according to the obtained times of the pixel unit 211 and the pixel unit 212 to be turned on. For example, the time difference is t in the embodiment. The logic board 27 is connected to the data driving circuit 25, and sends the calculated time difference t to the data driving circuit 25, thereby the data driving circuit can control the delay time between the data signals provided by the data line 241 and the data line 242 in accordance of the time difference t. That is the data signal provided by the data line 242 is delayed a time t than the data signal provided by the data line 241.
It should be noted that, only one scanning line, two pixel units, two data lines, two monitor lines, and a logic board are listed in the embodiment, and a plurality of scanning lines, pixel units, data lines, monitor lines, and logic boards can be disposed in other embodiments.
From the above description, in the embodiment, the time difference of the pixel units to be turned on can be accurately calculated through the monitor lines and the logic board, thereby the time difference of the data signals which are provided by the data driving circuit for the plurality of data lines and are delayed along a direction away from the gate driving circuit can be accurately obtained. It enables a time to be turned on matching a time to be charged for the plurality of pixel units in the liquid crystal display panel, and makes the data signals have sufficient charging time, thereby solving nonuniform brightness of panels caused by insufficient charging of the data signals by the delayed gate signals and improving display quality of panels.
Referring to FIG. 3, FIG. 3 is a schematic structural diagram of a liquid crystal display panel according to the third embodiment of the present disclosure. The liquid crystal display panel 30 comprises a pixel unit module 31 which comprises a plurality of pixel units, such as a pixel unit 311 and a pixel unit 312; scanning lines 32, a gate driving circuit 33, a data line 341, a data line 342, a data driving circuit 35, a monitor line 361, a monitor line 362, and a logic board 37. The structures and connection relationship of the pixel unit module 31, the pixel unit 311, the pixel unit 312, the scanning lines 32, the gate driving circuit 33, the data line 341, the data line 342, the data driving circuit 35, the monitor line 361, the monitor line 362, and the logic board 37 are consistent with those of the pixel unit module 21, the pixel unit 211, the pixel unit 212, the scanning lines 22, the gate driving circuit 23, the data line 241, the data line 242, the data driving circuit 25, the monitor line 261, the monitor line 262, and the logic board 27 in the liquid crystal display panel according to the second embodiment of the present disclosure, and which will not be iterated herein for the sake of conciseness.
The data driving circuit 35 comprises a data drive chip 351 and a data drive chip 352, the data drive chip 351 is connected to the data line 341, and the data drive chip 352 is connected to the data line 342. The data drive chip 351 and the data drive chip 352 are further connected to the logic board 37. The data signals provided by the data drive chip 351 for the data line 341 are delayed than the data signals provided by the data drive chip 352 for the data line 342. The data drive chip 351 and the data drive chip 352 in the embodiment are chips of chip on film (COF).
In the embodiment, the logic board 37 controls the data signals provided by the data driving circuit 35 for the plurality of data lines to delay in sequence by shifting drive signals (TP) provided by the data drive chips in the data driving circuit 35. Referring to FIG. 4, FIG. 4 is a schematic signal timing diagram of each signals in the liquid crystal display panel after offset by the logic board according to an embodiment of the present disclosure.
Wherein Gp1 is a gate signal received by the pixel unit 311, Gp2 is a gate signal received by the pixel unit 312, TP1 is a drive signal provided by the data drive chip 351, TP2 is a drive signal provided by the data drive chip 352, Data1 is a data signal provided by the data driving circuit 35 for the pixel unit 311 through the data line 341, and Data2 is a data signal provided by the data driving circuit 35 for the pixel unit 312 through the data line 342.
According to FIG. 4, a time of the pixel unit 312 to be turned on is delayed a time t than a time of the pixel unit 311 to be turned on, a drive signal provided by the data drive chip 352 is delayed a time t than a drive signal provided by the data drive chip 351, and a data signal provided by the data driving circuit 35 for the pixel unit 312 through the data line 342 is delayed a time t than a data signal provided by the data driving circuit 35 for the pixel unit 311 through the data line 341. Therefore, a time to be turned on matching a time to be charged for the pixel unit 311 and the pixel unit 312.
From the above description, in the embodiment, delaying the data signals provided by the data driving circuit for the pixel units through the data lines by shifting the drive signals provided by the data drive chips enables a time to be turned on matching a time to be charged for the plurality of pixel units in the liquid crystal display panel, and makes the data signals have sufficient charging time, thereby solving nonuniform brightness of panels caused by insufficient charging of the data signals by the delayed gate signals and improving display quality of panels.
Referring to FIG. 5, FIG. 5 is a schematic structural diagram of a liquid crystal display panel according to the fourth embodiment of the present disclosure. The liquid crystal display panel 50 comprises a pixel unit module 51 which comprises a plurality of pixel units, such as a pixel unit 511 and a pixel unit 512; scanning lines 52, a gate driving circuit 53, a data line 541, a data line 542, a data driving circuit 55, a monitor line 561, a monitor line 562, a logic board 57, and a timing controller 58. The data driving circuit 55 comprises a data drive chip 551 and a data drive chip 552, the data drive chip 551 is connected to the data line 541, and the data drive chip 552 is connected to the data line 542.
The structures and connection relationship of the pixel unit 511, the pixel unit 512, the scanning lines 52, the gate driving circuit 53, the data line 541, the data line 542, the data driving circuit 55, the monitor line 561, the monitor line 562, and the logic board 57 are consistent with those of the pixel unit 211, the pixel unit 212, the scanning lines 22, the gate driving circuit 23, the data line 241, the data line 242, the data driving circuit 25, the monitor line 261, the monitor line 262, and the logic board 27 in the liquid crystal display panel according to the second embodiment of the present disclosure, and which will not be iterated herein for the sake of conciseness.
The timing controller 58 is connected to the gate driving circuit 53 and the data driving circuit 55, and is used to control operations of the gate driving circuit 53 and the data driving circuit 55. The timing controller 58 provides clock signals for the gate driving circuit 53 and the data driving circuit 55, making the gate driving circuit 53 and the data driving circuit 55 operate in accordance of the clock signals.
From the above description, the embodiment of the present disclosure makes the gate driving circuit and the data driving circuit operate more accurately by the timing controller.
Referring to FIG. 6, FIG. 6 is a schematic structural diagram of a liquid crystal display device according to an embodiment of the present disclosure. The liquid crystal display device 60 comprises a liquid crystal display panel 61. The liquid crystal display panel 61 is any of the liquid crystal display panels showed in FIG. 1 to FIG. 3, and FIG. 5.
From the above description, the embodiment of the present disclosure can effectively improve display quality and user experiences.
The difference from current techniques is that: the present disclosure provides a liquid crystal display panel, wherein the data signals provided by the data driving circuit for the plurality of data lines are sequentially delayed along a direction away from the gate driving circuit that enables a time to be turned on matching a time to be charged for the plurality of pixel units in the liquid crystal display panel, and makes the data signals have sufficient charging time, thereby solving nonuniform brightness of panels caused by insufficient charging of the data signals by the delayed gate signals and improving display quality of panels.
The present disclosure has been described with a preferred embodiment thereof. The preferred embodiment is not intended to limit the present disclosure, and it is understood that many changes and modifications to the described embodiment can be carried out without departing from the scope and the spirit of the disclosure.

Claims (17)

What is claimed is:
1. A liquid crystal display panel, comprising:
a pixel unit module comprising a plurality of pixel units, the plurality of pixel units arranged in a matrix;
a plurality of scanning lines, each of the scanning lines connected to at least two of the pixel units on a same row;
a gate driving circuit connected to the plurality of scanning lines and providing gate signals for the scanning lines to control the pixel units, which the scanning lines are connected to, to be turned on;
a plurality of data lines, the plurality of data lines are respectively connected to at least one pixel unit on different columns;
a data driving circuit, which is connected to the plurality of data lines and provides data signals for the data lines to charge the turn-on pixel units which the data lines are connected to; wherein the data signals provided by the data driving circuit for the plurality of data lines are sequentially delayed along a direction away from the gate driving circuit that enables a time to be turned on matching a time to be charged for the plurality of pixel units in the liquid crystal display panel;
a plurality of monitor lines, each of the monitor lines is respectively connected to a different pixel unit on a same row and monitors the time to be turned on for the pixel unit which each of the monitor lines is connected to;
a logic board connected to the plurality of monitor lines and calculating a time difference of at least two of the pixel units, which the same scanning line is connected to, to be turned on by monitoring the times to be turned on for each of the pixel units through the plurality of monitor lines, wherein the logic board is connected to the data driving circuit, and sends the time difference to the data driving circuit to enable the data signals provided by the data driving circuit for the plurality of data lines to be sequentially delayed along the direction away from the gate driving circuit according to the time difference;
a timing controller connected to the gate driving circuit and the data driving circuit, and used to control operations of the gate driving circuit and the data driving circuit.
2. A liquid crystal display panel, comprising:
a pixel unit module comprising a plurality of pixel units, the plurality of pixel units arranged in a matrix;
a plurality of scanning lines, each of the scanning lines connected to at least two of the pixel units on a same row;
a gate driving circuit connected to the plurality of scanning lines and providing gate signals for the scanning lines to control the pixel units, which the scanning lines are connected to, to be turned on;
a plurality of data lines, the plurality of data lines are respectively connected to at least one pixel unit on different columns;
a data driving circuit, which is connected to the plurality of data lines and provides data signals for the data lines to charge the turn-on pixel units which the data lines are connected to;
wherein the data signals provided by the data driving circuit for the plurality of data lines are sequentially delayed along a direction away from the gate driving circuit that enables a time to be turned on matching a time to be charged for the plurality of pixel units in the liquid crystal display panel.
3. The liquid crystal display panel according to claim 2, further comprising:
a plurality of monitor lines, each of the monitor lines is respectively connected to a different pixel unit on a same row and monitors the time to be turned on for the pixel unit which each of the monitor lines is connected to;
a logic board connected to the plurality of monitor lines and calculating a time difference of at least two of the pixel units, which the same scanning line is connected to, to be turned on by monitoring the times to be turned on for each of the pixel units through the plurality of monitor lines, wherein the logic board is connected to the data driving circuit, and sends the time difference to the data driving circuit to enable the data signals provided by the data driving circuit for the plurality of data lines to be sequentially delayed along the direction away from the gate driving circuit according to the time difference.
4. The liquid crystal display panel according to claim 3, wherein
the time to turn on the pixel units is a time for a gate signal voltage of the pixel units reaching 90% of a standard value.
5. The liquid crystal display panel according to claim 4, wherein
the standard value is a starting pulse voltage value of the gate driving circuit.
6. The liquid crystal display panel according to claim 3, wherein
the logic board controls the data signals provided by the data driving circuit for the plurality of data lines to delay in sequence by shifting the drive signals of the data driving circuit.
7. The liquid crystal display panel according to claim 3, wherein the data driving circuit comprises a plurality of data drive chips, and each of the data drive chips is connected to each of the data lines;
wherein the data drive chips are used to provide the drive signals.
8. The liquid crystal display panel according to claim 7, wherein
the plurality of the data drive chips are connected to the logic board, and delay the drive signals in sequence in accordance of the time difference calculated by the logic board.
9. The liquid crystal display panel according to claim 2, further comprising:
a timing controller connected to the gate driving circuit and the data driving circuit, and used to control operations of the gate driving circuit and the data driving circuit.
10. A liquid crystal display device, comprising a liquid crystal display panel, wherein the liquid crystal display panel comprises:
a pixel unit module comprising a plurality of pixel units, the plurality of pixel units arranged in a matrix;
a plurality of scanning lines, each of the scanning lines connected to at least two of the pixel units on a same row;
a gate driving circuit connected to the plurality of scanning lines and providing gate signals for the scanning lines to control the pixel units, which the scanning lines are connected to, to be turned on;
a plurality of data lines, the plurality of data lines are respectively connected to at least one pixel unit on different columns;
a data driving circuit, which is connected to the plurality of data lines and provides data signals for the data lines to charge the turn-on pixel units which the data lines are connected to;
wherein the data signals provided by the data driving circuit for the plurality of data lines are sequentially delayed along a direction away from the gate driving circuit that enables a time to be turned on matching a time to be charged for the plurality of pixel units in the liquid crystal display panel.
11. The liquid crystal display device according to claim 10, wherein the display panel further comprises:
a plurality of monitor lines, each of the monitor lines is respectively connected to a different pixel unit on a same row and monitors the time to be turned on for the pixel unit which each of the monitor lines is connected to;
a logic board connected to the plurality of monitor lines and calculating a time difference of at least two of the pixel units, which the same scanning line is connected to, to be turned on by monitoring the times to be turned on for each of the pixel units through the plurality of monitor lines, wherein the logic board is connected to the data driving circuit, and sends the time difference to the data driving circuit to enable the data signals provided by the data driving circuit for the plurality of data lines to be sequentially delayed along the direction away from the gate driving circuit according to the time difference.
12. The liquid crystal display device according to claim 11, wherein
the time to turn on the pixel units is a time for a gate signal voltage of the pixel units reaching 90% of a standard value.
13. The liquid crystal display device according to claim 12, wherein
the standard value is a starting pulse voltage value of the gate driving circuit.
14. The liquid crystal display device according to claim 11, wherein
the logic board controls the data signals provided by the data driving circuit for the plurality of data lines to delay in sequence by shifting the drive signals of the data driving circuit.
15. The liquid crystal display device according to claim 11, wherein the data driving circuit comprises a plurality of data drive chips, and each of the data drive chips is connected to each of the data lines;
wherein the data drive chips are used to provide the drive signals.
16. The liquid crystal display device according to claim 15, wherein
the plurality of the data drive chips are connected to the logic board, and delay the drive signals in sequence in accordance of the time difference calculated by the logic board.
17. The liquid crystal display device according to claim 10, wherein the liquid crystal display panel further comprises:
a timing controller connected to the gate driving circuit and the data driving circuit, and used to control operations of the gate driving circuit and the data driving circuit.
US16/618,368 2019-07-18 2019-09-17 Liquid crystal display panel and driving method thereof Active 2040-06-09 US11308908B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN201910648934.9 2019-07-18
CN201910648934.9A CN110322856A (en) 2019-07-18 2019-07-18 A kind of liquid crystal display panel and its driving method
PCT/CN2019/106222 WO2021007946A1 (en) 2019-07-18 2019-09-17 Liquid crystal display panel and driving method therefor

Publications (2)

Publication Number Publication Date
US20210407449A1 US20210407449A1 (en) 2021-12-30
US11308908B2 true US11308908B2 (en) 2022-04-19

Family

ID=68123909

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/618,368 Active 2040-06-09 US11308908B2 (en) 2019-07-18 2019-09-17 Liquid crystal display panel and driving method thereof

Country Status (3)

Country Link
US (1) US11308908B2 (en)
CN (1) CN110322856A (en)
WO (1) WO2021007946A1 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111564132A (en) * 2020-05-29 2020-08-21 厦门天马微电子有限公司 Shift register, display panel and display device
CN111883081A (en) * 2020-07-28 2020-11-03 重庆惠科金渝光电科技有限公司 Display driving circuit and display panel
US11830452B2 (en) 2021-08-24 2023-11-28 Tcl China Star Optoelectronics Technologyco., Ltd. Display panel, display panel driving method, and electronic device
CN113707067B (en) * 2021-08-24 2023-09-01 Tcl华星光电技术有限公司 Display panel, driving method of display panel and electronic device
CN114220404B (en) * 2021-12-11 2022-11-15 重庆惠科金渝光电科技有限公司 Method and device for improving display uniformity and terminal equipment

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW444184B (en) 1999-02-22 2001-07-01 Samsung Electronics Co Ltd Driving system of an LCD device and LCD panel driving method
US20060087486A1 (en) * 2004-10-21 2006-04-27 I-Shu Lee Control module and method for controlling backlight module of lcd
US20070052646A1 (en) * 2005-09-07 2007-03-08 Mitsubishi Electric Corporation Display device
US20070195035A1 (en) * 2002-10-14 2007-08-23 Song Sang M Liquid crystal display device and driving method thereof
US20080049156A1 (en) * 2006-08-25 2008-02-28 Dong-Gyu Kim Liquid crystal display device having delay compensation
US20080062109A1 (en) * 1999-04-16 2008-03-13 Kim Sang-Soo Liquid crystal display panel with signal transmission patterns
JP2013041660A (en) 2006-08-31 2013-02-28 Semiconductor Energy Lab Co Ltd Semiconductor device, display device, liquid crystal display device, display module, and electronic apparatus
CN104360555A (en) 2014-11-21 2015-02-18 深圳市华星光电技术有限公司 Liquid crystal display panel and driving method thereof and liquid crystal display device
US20150310823A1 (en) * 2014-04-23 2015-10-29 Boe Technology Group Co., Ltd. Driving Circuit, Display Device and Method for Implementing Equal Resistance of a Plurality of Transmission Lines
CN105634445A (en) 2015-12-28 2016-06-01 北京时代民芯科技有限公司 Frequency-configurable oscillator circuit applied to switching power supply
CN105759524A (en) 2016-05-12 2016-07-13 京东方科技集团股份有限公司 Array substrate, circuit driving method thereof and display device
CN105788504A (en) 2016-02-24 2016-07-20 友达光电股份有限公司 Source driver, display device and driving method of display device
US20160284297A1 (en) 2015-03-26 2016-09-29 Novatek Microelectronics Corp. Source driver apparatus and operating method thereof
US20170061872A1 (en) * 2015-08-31 2017-03-02 Everdisplay Optronics (Shanghai) Limited Pixel driving circuit, driving method for the same and display device
US20190197978A1 (en) * 2017-12-21 2019-06-27 Xianyang Caihong Optoelectronics Technology Co.,Ltd Scan signal compensating method, scan signal compensating circuit and display device
CN109949772A (en) 2019-01-31 2019-06-28 京东方科技集团股份有限公司 Display device and its driving method
CN109994085A (en) 2019-03-13 2019-07-09 深圳市华星光电半导体显示技术有限公司 The pixel-driving circuit and its driving method of display unit
US10354591B2 (en) * 2017-05-27 2019-07-16 Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. Pixel driving circuit, repair method thereof and display device

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040009102A (en) * 2002-07-22 2004-01-31 삼성전자주식회사 Active matrix display device
CN101833923A (en) * 2009-03-10 2010-09-15 奇景光电股份有限公司 Display and drive method thereof
CN102013238B (en) * 2009-09-08 2013-09-25 群康科技(深圳)有限公司 Driving method of liquid crystal display
CN103198803B (en) * 2013-03-27 2016-08-10 京东方科技集团股份有限公司 The driving control unit of a kind of display base plate, drive circuit and driving control method
US20160365042A1 (en) * 2015-06-15 2016-12-15 Apple Inc. Display Driver Circuitry With Gate Line and Data Line Delay Compensation
CN109473075A (en) * 2018-12-14 2019-03-15 深圳市华星光电技术有限公司 The driving method and driving device of display panel

Patent Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6407729B1 (en) 1999-02-22 2002-06-18 Samsung Electronics Co., Ltd. LCD device driving system and an LCD panel driving method
TW444184B (en) 1999-02-22 2001-07-01 Samsung Electronics Co Ltd Driving system of an LCD device and LCD panel driving method
US20080062109A1 (en) * 1999-04-16 2008-03-13 Kim Sang-Soo Liquid crystal display panel with signal transmission patterns
US20070195035A1 (en) * 2002-10-14 2007-08-23 Song Sang M Liquid crystal display device and driving method thereof
US20060087486A1 (en) * 2004-10-21 2006-04-27 I-Shu Lee Control module and method for controlling backlight module of lcd
US20070052646A1 (en) * 2005-09-07 2007-03-08 Mitsubishi Electric Corporation Display device
US20080049156A1 (en) * 2006-08-25 2008-02-28 Dong-Gyu Kim Liquid crystal display device having delay compensation
JP2013041660A (en) 2006-08-31 2013-02-28 Semiconductor Energy Lab Co Ltd Semiconductor device, display device, liquid crystal display device, display module, and electronic apparatus
US20190310529A1 (en) 2006-08-31 2019-10-10 Semiconductor Energy Laboratory Co., Ltd. Liquid Crystal Display Device
US20150310823A1 (en) * 2014-04-23 2015-10-29 Boe Technology Group Co., Ltd. Driving Circuit, Display Device and Method for Implementing Equal Resistance of a Plurality of Transmission Lines
CN104360555A (en) 2014-11-21 2015-02-18 深圳市华星光电技术有限公司 Liquid crystal display panel and driving method thereof and liquid crystal display device
US20160284297A1 (en) 2015-03-26 2016-09-29 Novatek Microelectronics Corp. Source driver apparatus and operating method thereof
CN106205511A (en) 2015-03-26 2016-12-07 联咏科技股份有限公司 Source electrode driving device and operational approach thereof
US20170061872A1 (en) * 2015-08-31 2017-03-02 Everdisplay Optronics (Shanghai) Limited Pixel driving circuit, driving method for the same and display device
CN105634445A (en) 2015-12-28 2016-06-01 北京时代民芯科技有限公司 Frequency-configurable oscillator circuit applied to switching power supply
CN105788504A (en) 2016-02-24 2016-07-20 友达光电股份有限公司 Source driver, display device and driving method of display device
US20170243529A1 (en) 2016-02-24 2017-08-24 Au Optronics Corporation Source driver, display device, delay method of source output signal, and drive method of display device
CN105759524A (en) 2016-05-12 2016-07-13 京东方科技集团股份有限公司 Array substrate, circuit driving method thereof and display device
US10354591B2 (en) * 2017-05-27 2019-07-16 Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. Pixel driving circuit, repair method thereof and display device
US20190197978A1 (en) * 2017-12-21 2019-06-27 Xianyang Caihong Optoelectronics Technology Co.,Ltd Scan signal compensating method, scan signal compensating circuit and display device
CN109949772A (en) 2019-01-31 2019-06-28 京东方科技集团股份有限公司 Display device and its driving method
CN109994085A (en) 2019-03-13 2019-07-09 深圳市华星光电半导体显示技术有限公司 The pixel-driving circuit and its driving method of display unit

Also Published As

Publication number Publication date
US20210407449A1 (en) 2021-12-30
WO2021007946A1 (en) 2021-01-21
CN110322856A (en) 2019-10-11

Similar Documents

Publication Publication Date Title
US11308908B2 (en) Liquid crystal display panel and driving method thereof
KR102318058B1 (en) GOA circuit overcurrent protection system and method
CN106200057B (en) Driving method of display panel, driving chip and display device
US9626925B2 (en) Source driver apparatus having a delay control circuit and operating method thereof
US10152940B2 (en) GOA driver circuit and liquid crystal display
US10026373B2 (en) Gate drive circuit, display panel and touch display apparatus
US9576524B2 (en) Shift register unit, shift register circuit, array substrate and display device
US10332466B2 (en) Method of driving display panel and display apparatus for performing the same
US10109250B2 (en) Shift register and driving method thereof, gate driving circuit and display apparatus
US10283066B2 (en) GOA circuit driving architecture
US9030397B2 (en) Gate driver, driving circuit, and LCD
US9898944B2 (en) Detecting circuit, detecting method and display device
US20180090094A1 (en) Display substrate and driving method thereof, display apparatus
CN108154859B (en) Array substrate and display device
US9583058B2 (en) Display driving circuit for eliminating delay errors among display driving signals, driving method thereof and display apparatus
US20150302816A1 (en) Method of driving display panel and display apparatus
CN107731186A (en) A kind of control circuit, control method and display device
CN105679230A (en) Display driving circuit, driving method of display driving circuit, and display device
CN101520998A (en) Picture flicker improvable liquid crystal display device and relevant driving method thereof
US10748501B2 (en) Gate driver, display panel and display using same
CN1909054A (en) Liquid crystal display and method for driving the same
US8503601B2 (en) Gate-on array shift register
US20190213968A1 (en) Array substrate, method for driving the same, and display apparatus
US9727162B2 (en) GOA driving circuit applied for flat panel display device and flat panel display device
US9928798B2 (en) Method and device for controlling voltage of electrode

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE