US11157290B2 - Method and circuit for waking up I2C device - Google Patents
Method and circuit for waking up I2C device Download PDFInfo
- Publication number
- US11157290B2 US11157290B2 US16/421,494 US201916421494A US11157290B2 US 11157290 B2 US11157290 B2 US 11157290B2 US 201916421494 A US201916421494 A US 201916421494A US 11157290 B2 US11157290 B2 US 11157290B2
- Authority
- US
- United States
- Prior art keywords
- signal
- start signal
- clock
- address
- wake
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
- G06F9/4418—Suspend and resume; Hibernate and awake
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0016—Inter-integrated circuit (I2C)
Definitions
- the present disclosure generally relates to the technical field of communication, and more particularly, to a method and a circuit for waking up an I2C device.
- An I2C bus supports production processes of any Integrated Circuit (IC). Information is transmitted between devices connected to the bus through a serial data line (SDA) and a serial clock line (SCL). Each device has a unique address ID, and may serve as a transmitter or receiver. To save energy, an I2C device is generally set to be in a dormant state under certain conditions, and the I2C device is woken up for reuse when it is needed.
- SDA serial data line
- SCL serial clock line
- a wake-up sequence of the I2C device includes a start signal and an address signal. There occurs a glitch when the wake-up sequence is transmitted, and then the I2C device cannot normally be woken up by the wake-up sequence. Waking up the I2C device can only be implemented by powering off or restarting the I2C device to recover normal operation of the IC. Thus, waking up the I2C device is low in efficiency, and it is impossible to ensure the I2C device to be timely woken up and normally used.
- a method for waking up an I2C device includes determining whether a start signal is received; determining whether a next signal immediately received after the start signal is an address signal when the start signal is received; matching the next signal immediately received after the start signal with an address of the I2C device when the next signal is the address signal; and generating a wake-up signal to wake up the I2C device when the next signal immediately received after the start signal is matched with the address of the I2C device.
- a circuit for waking up an I2C device includes a start detection processing module connected to an I2C bus, configured to determine whether a start signal is received from the I2C bus; an address receiving and comparing module, configured to determine whether a next signal immediately received after the start signal is an address signal and match the next signal with an address of the I2C device when the next signal is the address signal; and a wake-up signal processing module connected to the address receiving and comparing module, configured to generate a wake-up signal to wake up the I2C device when the next signal is the matched address signal.
- a master device connected to a slave device via an I2C bus includes a microchip performing a method for waking up the slave device when program instructions are performed, wherein the method includes determining whether a start signal is received; determining whether a next signal immediately received after the start signal is an address signal when the start signal is received: matching the next signal immediately received after the start signal with an address of the slave device when the next signal is the address signal and generating a wake-up signal to wake up the slave device when the next signal immediately received after the start signal is matched with the address of the slave device.
- FIG. 1 is a schematic flow diagram of a method for waking up an I2C device according to an embodiment of the present disclosure
- FIG. 2 is a schematic flow diagram of a method for waking up an I2C device according to another embodiment of the present disclosure
- FIG. 3 is a schematic structural diagram of a circuit for waking up an I2C device according to an embodiment of the present disclosure
- FIG. 4 is a schematic structural diagram of a circuit for waking up an I2C device according to another embodiment of the present disclosure.
- FIG. 5 is a schematic diagram of a state control module according to an embodiment of the present disclosure.
- an I2C device is generally set to be in a dormant state under certain conditions, and the I2C device is needed to be woken up for use when it is needed.
- a method for waking up the I2C device in the dormant state is disclosed.
- FIG. 1 is a schematic flow diagram of a method for waking up an I2C device according to an embodiment of the present disclosure. The method includes actions/operations in the following blocks.
- the method receives a signal, and determines whether the signal is the start signal after the signal is received.
- the I2C device i.e. a device on au I2C bus
- a clock signal line (SCL) transmits a high-level signal
- a data line (SDA) transmits a signal switched from a high level to a low level
- one start signal is generated. That is, when the I2C device receives the high-level signal from SCL and the switch signal from SDA, the I2C device receives one start signal.
- block 120 When the start signal has been received, block 120 will be performed.
- the I2C bus connected to the I2C device is decided to be in a busy state, which means it is likely to need to wake up the I2C device, when the start signal has been received.
- the I2C device doesn't receive the start signal, the I2C device is still be in the dormant state.
- An I2C device may have a unique address (which may be obtained from a data book of the I2C device).
- a master/slave device determines which device to be communicated with based on the address. That is, the address signal may be used for identifying an identity of a device to be woken up so as to accurately wake up the device to be woken up.
- next signal immediately received after the start signal is the address signal
- block 130 is performed
- next signal immediately received after the start signal isn't the address signal
- block 150 is performed.
- the next signal may be another start signal or a stop signal.
- the method matches the next signal immediately received after the start signal with an address of the I2C device when the next signal is the address signal.
- block 140 When the next signal immediately received after the start signal is matched with the address of the I2C device, which means that the next signal is a matched address signal for the I2C device, block 140 is performed. When the next signal immediately received after the start signal is not matched with the address of the I2C device, which means that the next signal is a non-matched address signal for the I2C device, block 150 is performed.
- a wake-up signal is generated to wake up the I2C device.
- the wake-up signal is configured to wake up the I2C device.
- the wake-up signal includes the start signal and the next matched address signal immediately received after the start signal.
- the wake-up signal is generated.
- next signal and the start signal immediately received before the next signal are cleared.
- block 150 is performed. In this case, after block 150 , in order to wake up the I2C device, whether another start signal is received will be determined. That is, the method may be performed again in order to wake up the I2C device.
- block 150 is performed. In this case, after clearing the next signal and the start signal immediately received before the next signal, in order to wake up the I2C device, whether another start signal is received will be determined. That is, the method may be performed again in order to wake up the I2C device.
- the wake-up signal is generated to wake up the I2C device as long as the next signal immediately received after the start signal is the matched address signal.
- the next signal is the non-matched address signal
- the next signal and the start signal immediately received before the next signal are cleared so as to have no effect on subsequently-received signals. That is, the wake-up process is not directly ended.
- a signal received before the wake-up signal which is configured to wake up the I2C device and includes the start signal and the next matched address signal, has no negative effect on waking up the I2C device and cannot lead to a problem that the I2C device cannot be normally woken up.
- the I2C device can be timely and efficiently woken up when necessary, and the wake-up efficiency can be enhanced.
- FIG. 2 is a schematic flow diagram of a method for waking up an I2C device according to another embodiment of the present disclosure.
- the method includes actions, operations in the following blocks.
- the method receives a signal, and determines whether the signal is the start signal after the signal is received.
- the I2C device i.e. a device on an I2C bus
- a clock signal line (SCL) transmits a high-level signal
- a data line (SDA) transmits a signal switched from a high level to a low level
- one start signal is generated. That is, when the I2C device receives the high-level signal from SCL and the switch signal from SDA, the I2C device receives one start signal.
- block 120 When the start signal has been received, block 120 will be performed.
- the I2C bus connected to the I2C device is decided to be in a busy state, which means it is likely to need to wake up the I2C device, when the start signal has been received.
- block 220 When the next signal immediately received after the start signal is not another start signal, block 220 is performed.
- the next signal immediately received after the start signal is the another start signal, which means at least two continuous start signals are received, block 260 is performed.
- An I2C device may have a unique address (which may lie obtained from a data book of the I2C device).
- a master/slave device determines which device to be communicated with based on the address. That is, the address signal may be used for identifying an identity of a device to be woken up so as to accurately wake up the device to be woken up.
- block 230 When the next signal immediately received after the start signal is the address signal, block 230 is performed.
- block 250 is performed.
- the I2C bus connected to the I2C device is decided to be in an idle state, and then block 250 is performed.
- both the data signal line (SDA) and the clock signal line (SCL) of the I2C bus have a high-level signal.
- SDA data signal line
- SCL clock signal line
- all output stage field-effect transistors of the I2C device are in an off state. That is, the I2C bus is released. The respective level is pulled up by a respective pull-up resistor of the two signal lines.
- block 240 When the next signal immediately received after the start signal is matched with the address of the I2C device, which means that the next signal is a matched address signal for the I2C device, block 240 is performed.
- block 250 is performed.
- a wake-up signal is generated to wake up the I2C device.
- the wake-up signal is configured to wake up the I2C device.
- the wake-up signal includes the start signal and the next matched address signal immediately received after the start signal.
- the wake-up signal is generated.
- next signal and the start signal immediately received before the next signal are cleared.
- block 250 is performed.
- whether another start signal is received will be determined. That is, the method may be performed again in order to wake up the I2C device.
- block 250 is performed.
- the method may be performed again in order to wake up the I2C device.
- block 260 is performed, i.e. the start signal immediately received before the next signal is cleared.
- the next signal becomes the currently-received start signal, and then block 210 is performed again without receiving another start signal again since the next signal is the currently-received start signal. That is, the next signal is treated as the currently-received start signal to perform the method again in order to wake up the I2C device.
- the I2C device can be timely and efficiently woken up when necessary, and the wake-up efficiency can be further enhanced.
- the start signals received before the currently received start signal are cleared to save the memory space and further enhance the execution efficiency, such that only one start signal is reserved without receiving the start signal again.
- the I2C device can still be waken up.
- FIG. 3 is a schematic structural diagram of a circuit for waking up an I2C device according to an embodiment of the present disclosure.
- the circuit 300 may be disposed in the I2C device.
- the circuit 300 may be disposed a master device, where the I2C device is treated as a slave device.
- the circuit 300 includes a clock processing module 310 , a start signal detection processing module 320 , a state control module 330 , an address receiving and comparing module 340 , and a wake-up signal processing module 350 .
- the start signal detection processing module 320 , the state control module 330 , the address receiving and comparing module 340 , and the wake-up signal processing module 350 are connected to the clock processing module 310 , respectively.
- the clock processing module 310 is connected to an I2C bus and configured to receive an I2C clock signal from a serial clock line (SCL) of the I2C bus and an I2C data signal from a serial data line (SDA) of the I2C bus, and generate a corresponding clock signal based on the I2C clock signal and the I2C data signal.
- the start signal detection processing module 320 is also connected to the I2C bus.
- the state control module 330 is further connected to the start signal detection processing module 320 , the address receiving and comparing module 340 , and the wake-up signal processing module 350 , respectively.
- the clock processing module 310 is configured to receive an I2C clock signal from a serial clock line (SCL) of the I2C bus and an I2C data signal from a serial data line (SDA) of the I2C bus, and generate a corresponding first clock signal GCLK 1 and a second clock signal GCLK 2 based on the I2C clock signal and the I2C data signal.
- the first clock signal GCLK 1 is transmitted to the state control module 330 , the address receiving and comparing module 340 and the wake-up signal processing module 350 , such that the state control module 330 , the address receiving and comparing module 340 and the wake-up signal processing module 350 work based on the first clock signal GCLK 1 .
- the second clock signal GCLK 2 is transmitted to the start signal detection processing module 320 , such that the start signal detection processing module 320 works based on the second clock signal GCLK 2 .
- the start signal detection processing module 320 is configured to receive the I2C clock signal from a serial clock line (SCL) of the I2C bus and the I2C data signal from a serial data line (SDA) of the I2C bus to determine whether a start signal is received from the I2C bus.
- the state control module 330 is configured to decide a state of the I2C bus based on a result of the determination of the start signal detection processing module 320 .
- the address receiving and comparing module 340 is configured to determine whether a next signal immediately received after the start signal is an address signal and match the next signal with an address of the I2C device when the next signal is the address signal.
- the wake-up signal processing module 350 is configured to generate a wake-up signal to wake up the I2C device when the next signal is the matched address signal.
- the start signal detection processing module 320 clears the next signal and the start signal immediately received before the next signal when the next signal is not the address signal or the matched address signal, and continues to detect whether a start signal is received from the I2C bus.
- the start signal detection processing module 320 is configured to receive the I2C clock signal from a serial clock line (SCL) of the I2C bus and the I2C data signal from a serial data line (SDA) of the I2C bus to determine whether a start signal is received from the I2C bus.
- the state control module 330 is configured to decide a state of the I2C bus based on a result of the determination of the start signal detection processing module 320 .
- the start signal detection processing module 320 is further configured to whether the next signal immediately received after the start signal is another start signal, and clear the start signal immediately received before the next signal when the next signal is another start signal.
- the address receiving and comparing module 340 is configured to determine whether the next signal immediately received after the start signal is an address signal and match the next signal with an address of the I2C device when the next signal is the address signal.
- the wake-up signal processing module 350 is configured to generate a wake-up signal to wake up the I2C device when the next signal is the matched address signal.
- the start signal detection processing module 320 clears the next signal and the start signal immediately received before the next signal when the next signal is nor the address signal or the matched address signal, and continues to detect whether a start signal is received from the I2C bus.
- FIG. 4 is a schematic structural diagram of a circuit for waking up an I2C device according to another embodiment of the present disclosure.
- the clock processing module 310 includes a clock gating unit 311 , a clock switching unit 312 , and a clock generating unit 313 .
- the clock processing module 310 is connected to the I2C bus.
- the clock signal line (SCL) of the I2C bus is connected to the clock gating unit 311
- the data signal line (SDA) of the I2C bus is connected to the clock generating unit 313 .
- the clock switching unit 312 is connected to an APB bus and the clock gating unit 311 .
- the clock gating unit 311 is configured to receive the I2C clock signal from the SCL of the I2C bus to generate a corresponding I2C clock gate signal SCL_gated.
- the clock switching unit 312 is configured to receive the I2C clock gate signal SCL_gated from the clock gating unit 311 and a bit clock signal BCLK from the APB bus to generate the corresponding first clock signal GCLK 1 .
- the clock generating unit 313 is configured to receive the I2C data signal from the SDA of the I2C bus to generate the corresponding second clock signal GCLK 2 .
- the bit clock signal BCLK when the I2C device is in a dormant state, the bit clock signal BCLK is turned off. When the I2C device is in a non-dormant state, the bit clock signal BCLK is turned over.
- the clock gating unit 311 When the I2C device is in the dormant state, the clock gating unit 311 generates an I2C clock gate signal signal SCL_gated.
- the clock gating unit 130 is configured to make the SCL communicated with the clock switching unit 312 before the wake-up signal is generated, and make the clock signal line 10 disconnected to the clock switching unit 312 after the wake-up signal is pulled up.
- the clock switching unit 312 selects the I2C clock gate signal SCL_gated to generate the corresponding first clock signal GCLK 1 when the I2C device is in a normal mode, and selects the bit clock signal BCLK to generate the corresponding first clock signal GCLK 1 when the I2C device is in a low-power mode.
- FIG. 5 is a schematic diagram of the state control module 330 according to an embodiment of the present disclosure.
- the state control module 330 includes an idle state and a busy state.
- the I2C device is switched be in the busy state when a start signal on a bus is received at any addressing stages, and each related logic is reset to an initial state. Similarly, the I2C device is switched to be in the idle state after a stop signal is received, and each related logic is reset.
- the whole slave wake-up logical function works under the first clock signal GCLK 1 generated by the clock processing module 310 .
- the start signal detection processing module 320 may ensure a correct sequence for start signals/stop signals in a case where there are a plurality of start signals, there are a plurality of stop signals or buses are in abnormal operation, and may ensure no incorrect state switch and ensure proper functioning of other logic blocks. In this embodiment, it is not needed to use a high frequency clock when the I2C device is in the dormant state, and thus the energy consumption is low. Furthermore, a clock signal line and a data signal line of the I2C device are employed to generate a clock signal that can be normally used when the I2C device is in the dormant state, making it convenient to timely wake up the I2C device.
- the technical solution of the present disclosure may be used for any process for waking up the I2C device.
- a system-level chip and of a hotspot is generally needed to communicate with a microchip.
- the system-level chip with an I2C bus is used as a slave device, and the microchip with the I2C bus is used as a master device.
- the system-level chip is in a dormant state so as to reduce power consumption of the whole locomotive. In such a case, the system-level chip may be woken up by the microchip. Therefore, technical solution of the present disclosure may sufficiently reduce the power consumption, and may ensure the system-level chip to be timely woken up.
- a method and a circuit for waking up an I2C device includes: determining whether a start signal is received; determining whether a next signal immediately received after the start signal is an address signal when the start signal is received; matching the next signal immediately received after the start signal with an address of the I2C device when the next signal is the address signal; and generating a wake-up signal to wake up the I2C device when the next signal is the matched address signal, and clearing the next signal and the start signal immediately received before the next signal when the next signal is not the matched address signal.
- the method and the circuit for waking up an I2C device provided by the present disclosure can increase efficiency in waking up the I2C device, and ensure the I2C device to be woken up in time and normally used.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computer Security & Cryptography (AREA)
- Information Transfer Systems (AREA)
- Power Sources (AREA)
Abstract
Description
Claims (13)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810981568.4A CN110865959B (en) | 2018-08-27 | 2018-08-27 | Method and circuit for waking up I2C equipment |
CN201810981568.4 | 2018-08-27 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200065116A1 US20200065116A1 (en) | 2020-02-27 |
US11157290B2 true US11157290B2 (en) | 2021-10-26 |
Family
ID=69586903
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/421,494 Active 2039-09-22 US11157290B2 (en) | 2018-08-27 | 2019-05-24 | Method and circuit for waking up I2C device |
Country Status (2)
Country | Link |
---|---|
US (1) | US11157290B2 (en) |
CN (1) | CN110865959B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113824623A (en) * | 2021-09-17 | 2021-12-21 | 辰海微电(苏州)半导体有限公司 | Low-power-consumption asynchronous communication mechanism |
CN115599458B (en) * | 2022-12-09 | 2023-04-18 | 北京紫光青藤微***有限公司 | Slave computer starting method and device based on I2C bus structure |
Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5459842A (en) * | 1992-06-26 | 1995-10-17 | International Business Machines Corporation | System for combining data from multiple CPU write requests via buffers and using read-modify-write operation to write the combined data to the memory |
US5978749A (en) * | 1997-06-30 | 1999-11-02 | Pile Dynamics, Inc. | Pile installation recording system |
US6009493A (en) * | 1996-10-18 | 1999-12-28 | Fujitsu Limited | Data transfer control method and apparatus for performing consecutive burst transfer operations with a simple structure |
US6563888B1 (en) * | 1998-10-06 | 2003-05-13 | Minolta Co., Ltd. | Data transmission/reception system and data reception device |
US6671708B1 (en) * | 1998-11-26 | 2003-12-30 | Matsushita Electric Industrial Co., Ltd. | Processor and image processing device |
US20040257883A1 (en) * | 2003-06-17 | 2004-12-23 | Byeon Dae Seok | Flash memory devices that support efficient memory locking operations and methods of operating flash memory devices |
US20100185841A1 (en) * | 2009-01-16 | 2010-07-22 | Gerardo Monreal | Determining addresses of electrical components arranged in a daisy chain |
US20100229011A1 (en) * | 2009-03-09 | 2010-09-09 | Atmel Corporation | Power Reduction in Microcontrollers |
US20110099005A1 (en) * | 2008-12-31 | 2011-04-28 | Dejun Zhang | Framing method and apparatus |
WO2012171582A1 (en) | 2011-06-17 | 2012-12-20 | Telefonaktiebolaget L M Ericsson (Publ) | Resolving address conflicts in a bus system |
US20130067129A1 (en) * | 2011-09-14 | 2013-03-14 | Denso Corporation | Communication system and slave node |
US20130157575A1 (en) * | 2011-12-19 | 2013-06-20 | Reagan Inventions, Llc | Systems and methods for reducing electromagnetic radiation emitted from a wireless headset |
US8981600B2 (en) * | 2011-02-01 | 2015-03-17 | Fu Da Tong Technology Co., Ltd. | Low-loss data transmission method for high-power induction-type power supply system |
CN104469451A (en) | 2014-11-12 | 2015-03-25 | 海信集团有限公司 | Method and device for awakening terminal equipment |
US20150330841A1 (en) * | 2014-05-15 | 2015-11-19 | Microchip Technology Incorporated | Determining Rate of Change in Temperature Measurements |
CN105426338A (en) | 2015-10-30 | 2016-03-23 | 深圳市芯海科技有限公司 | I2C wake-up MCU circuit and wake-up method |
US20160224505A1 (en) * | 2015-02-02 | 2016-08-04 | Atmel Corporation | Configuring serial devices |
-
2018
- 2018-08-27 CN CN201810981568.4A patent/CN110865959B/en active Active
-
2019
- 2019-05-24 US US16/421,494 patent/US11157290B2/en active Active
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5459842A (en) * | 1992-06-26 | 1995-10-17 | International Business Machines Corporation | System for combining data from multiple CPU write requests via buffers and using read-modify-write operation to write the combined data to the memory |
US6009493A (en) * | 1996-10-18 | 1999-12-28 | Fujitsu Limited | Data transfer control method and apparatus for performing consecutive burst transfer operations with a simple structure |
US5978749A (en) * | 1997-06-30 | 1999-11-02 | Pile Dynamics, Inc. | Pile installation recording system |
US6563888B1 (en) * | 1998-10-06 | 2003-05-13 | Minolta Co., Ltd. | Data transmission/reception system and data reception device |
US6671708B1 (en) * | 1998-11-26 | 2003-12-30 | Matsushita Electric Industrial Co., Ltd. | Processor and image processing device |
US20040257883A1 (en) * | 2003-06-17 | 2004-12-23 | Byeon Dae Seok | Flash memory devices that support efficient memory locking operations and methods of operating flash memory devices |
US20110099005A1 (en) * | 2008-12-31 | 2011-04-28 | Dejun Zhang | Framing method and apparatus |
US20100185841A1 (en) * | 2009-01-16 | 2010-07-22 | Gerardo Monreal | Determining addresses of electrical components arranged in a daisy chain |
CN101876847A (en) | 2009-03-09 | 2010-11-03 | 爱特梅尔公司 | Power reduction in microcontrollers |
US20100229011A1 (en) * | 2009-03-09 | 2010-09-09 | Atmel Corporation | Power Reduction in Microcontrollers |
US8981600B2 (en) * | 2011-02-01 | 2015-03-17 | Fu Da Tong Technology Co., Ltd. | Low-loss data transmission method for high-power induction-type power supply system |
WO2012171582A1 (en) | 2011-06-17 | 2012-12-20 | Telefonaktiebolaget L M Ericsson (Publ) | Resolving address conflicts in a bus system |
US20130067129A1 (en) * | 2011-09-14 | 2013-03-14 | Denso Corporation | Communication system and slave node |
US20130157575A1 (en) * | 2011-12-19 | 2013-06-20 | Reagan Inventions, Llc | Systems and methods for reducing electromagnetic radiation emitted from a wireless headset |
US20150330841A1 (en) * | 2014-05-15 | 2015-11-19 | Microchip Technology Incorporated | Determining Rate of Change in Temperature Measurements |
CN104469451A (en) | 2014-11-12 | 2015-03-25 | 海信集团有限公司 | Method and device for awakening terminal equipment |
US20160224505A1 (en) * | 2015-02-02 | 2016-08-04 | Atmel Corporation | Configuring serial devices |
CN105426338A (en) | 2015-10-30 | 2016-03-23 | 深圳市芯海科技有限公司 | I2C wake-up MCU circuit and wake-up method |
Non-Patent Citations (2)
Title |
---|
China Second office action, China Application No. 201810981568.4, dated Aug. 4, 2021 (19 pages). |
Chinese First office action from China patent office in a counterpart Chinese patent Application 201810981568.4, dated Mar. 9, 2020 (17 pages). |
Also Published As
Publication number | Publication date |
---|---|
CN110865959A (en) | 2020-03-06 |
CN110865959B (en) | 2021-10-15 |
US20200065116A1 (en) | 2020-02-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7539888B2 (en) | Message buffer for a receiver apparatus on a communications bus | |
US9032227B2 (en) | Wireless communication apparatus and power management method for the same | |
JP5231047B2 (en) | Control device | |
US11157290B2 (en) | Method and circuit for waking up I2C device | |
CN104516296A (en) | Wakeup method for microcontroller system based on peripheral module and peripheral module | |
CN110580095B (en) | Power saving control method, memory device, memory controller and electronic device | |
WO2018112239A1 (en) | Hard reset over i3c bus | |
US20140089541A1 (en) | Bus protocol compatible device and method therefor | |
US20160085711A1 (en) | Throttling integrated link | |
US20180173667A1 (en) | Hard reset over i3c bus | |
CN105446916A (en) | USB bus state switching method and apparatus | |
US20130097452A1 (en) | Computer apparatus and resetting method for real time clock thereof | |
TW201502761A (en) | Computer and waking method thereof | |
KR20090039658A (en) | Power conservation | |
CN112540943A (en) | Circuit structure and method for preventing I2C interface from mistakenly waking up SOC (system on chip) | |
US8010818B2 (en) | Power efficient method for controlling an oscillator in a low power synchronous system with an asynchronous I2C bus | |
US7730337B2 (en) | Method and apparatus for asserting a hardware pin to disable a data bus connecting a processor and a chipset during power saving state | |
CN111488305A (en) | Method and system for realizing rapid communication of security chip | |
KR102530347B1 (en) | Semiconductor device and semiconductor system | |
US20180089121A1 (en) | Data transfer device and wireless communication circuit | |
US9733690B2 (en) | Communication device which decreases power comsumption by powering off unused functions when device is inactive | |
US20100332874A1 (en) | Microcomputer and microcomputer system | |
US9152207B2 (en) | System for reducing dynamic power consumption of wakeup source | |
US6874047B1 (en) | System and method for implementing an SMBus/I2C interface on a network interface card | |
CN114020138A (en) | Micro-control unit chip and method for reducing electric quantity consumption |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AUTOCHIPS INC., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FU, HUILAN;ZHANG, JIE;LU, SHUJIE;REEL/FRAME:049274/0278 Effective date: 20190521 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
AS | Assignment |
Owner name: AUTOCHIPS WUHAN CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AUTOCHIPS INC.;REEL/FRAME:055173/0600 Effective date: 20210129 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |