US10431714B2 - Engineered substrates for semiconductor devices and associated systems and methods - Google Patents
Engineered substrates for semiconductor devices and associated systems and methods Download PDFInfo
- Publication number
- US10431714B2 US10431714B2 US15/016,943 US201615016943A US10431714B2 US 10431714 B2 US10431714 B2 US 10431714B2 US 201615016943 A US201615016943 A US 201615016943A US 10431714 B2 US10431714 B2 US 10431714B2
- Authority
- US
- United States
- Prior art keywords
- layer
- forming
- semiconductor
- engineered substrate
- semiconductor materials
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 123
- 239000004065 semiconductor Substances 0.000 title claims abstract description 76
- 238000000034 method Methods 0.000 title claims description 30
- 239000000463 material Substances 0.000 claims abstract description 206
- 229910052710 silicon Inorganic materials 0.000 claims description 8
- 239000010703 silicon Substances 0.000 claims description 8
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims description 7
- 229910052739 hydrogen Inorganic materials 0.000 claims description 5
- 239000001257 hydrogen Substances 0.000 claims description 5
- 239000002904 solvent Substances 0.000 claims description 5
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 4
- 238000010438 heat treatment Methods 0.000 claims description 2
- 230000005855 radiation Effects 0.000 abstract 1
- 238000005516 engineering process Methods 0.000 description 36
- 238000004519 manufacturing process Methods 0.000 description 19
- 238000000926 separation method Methods 0.000 description 17
- 239000003795 chemical substances by application Substances 0.000 description 15
- 239000007787 solid Substances 0.000 description 12
- 230000008569 process Effects 0.000 description 10
- 230000008901 benefit Effects 0.000 description 8
- 235000012431 wafers Nutrition 0.000 description 8
- 229910002601 GaN Inorganic materials 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 239000010949 copper Substances 0.000 description 5
- 239000010931 gold Substances 0.000 description 5
- 230000006911 nucleation Effects 0.000 description 5
- 238000010899 nucleation Methods 0.000 description 5
- 230000007480 spreading Effects 0.000 description 5
- 238000003892 spreading Methods 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 239000013078 crystal Substances 0.000 description 4
- 230000007547 defect Effects 0.000 description 4
- 230000032798 delamination Effects 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 230000003287 optical effect Effects 0.000 description 4
- 229910052594 sapphire Inorganic materials 0.000 description 4
- 239000010980 sapphire Substances 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 238000001534 heteroepitaxy Methods 0.000 description 3
- 230000001965 increasing effect Effects 0.000 description 3
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- PFNQVRZLDWYSCW-UHFFFAOYSA-N (fluoren-9-ylideneamino) n-naphthalen-1-ylcarbamate Chemical compound C12=CC=CC=C2C2=CC=CC=C2C1=NOC(=O)NC1=CC=CC2=CC=CC=C12 PFNQVRZLDWYSCW-UHFFFAOYSA-N 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- 229910005540 GaP Inorganic materials 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 2
- FTWRSWRBSVXQPI-UHFFFAOYSA-N alumanylidynearsane;gallanylidynearsane Chemical compound [As]#[Al].[As]#[Ga] FTWRSWRBSVXQPI-UHFFFAOYSA-N 0.000 description 2
- AJGDITRVXRPLBY-UHFFFAOYSA-N aluminum indium Chemical compound [Al].[In] AJGDITRVXRPLBY-UHFFFAOYSA-N 0.000 description 2
- 238000000429 assembly Methods 0.000 description 2
- 230000000712 assembly Effects 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 230000008602 contraction Effects 0.000 description 2
- 238000001816 cooling Methods 0.000 description 2
- -1 e.g. Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000005670 electromagnetic radiation Effects 0.000 description 2
- 238000009472 formulation Methods 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 2
- 238000002248 hydride vapour-phase epitaxy Methods 0.000 description 2
- 238000005286 illumination Methods 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 2
- 238000004943 liquid phase epitaxy Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000001451 molecular beam epitaxy Methods 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 229910052755 nonmetal Inorganic materials 0.000 description 2
- 235000012773 waffles Nutrition 0.000 description 2
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- NWAIGJYBQQYSPW-UHFFFAOYSA-N azanylidyneindigane Chemical compound [In]#N NWAIGJYBQQYSPW-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000013590 bulk material Substances 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- JAONJTDQXUSBGG-UHFFFAOYSA-N dialuminum;dizinc;oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Al+3].[Al+3].[Zn+2].[Zn+2] JAONJTDQXUSBGG-UHFFFAOYSA-N 0.000 description 1
- 238000004090 dissolution Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 150000002843 nonmetals Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 210000002381 plasma Anatomy 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 230000035755 proliferation Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
- 150000003377 silicon compounds Chemical class 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000013589 supplement Substances 0.000 description 1
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 1
- 229910001887 tin oxide Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H01L33/0079—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0066—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0066—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
- H01L33/007—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0075—Processes for devices with an active region comprising only III-V compounds comprising nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0093—Wafer bonding; Removal of the growth substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0095—Post-treatment of devices, e.g. annealing, recrystallisation or short-circuit elimination
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/16—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular crystal structure or orientation, e.g. polycrystalline, amorphous or porous
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/44—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the coatings, e.g. passivation layer or anti-reflective coating
- H01L33/46—Reflective coating, e.g. dielectric Bragg reflector
Definitions
- the present technology is directed generally to engineered substrates for semiconductor devices, and associated systems and methods.
- Engineered substrates in accordance with the present technology are suitable for solid state transducers, including light emitting diodes.
- Solid state transducer (SST) devices include light-emitting diodes (“LEDs”), organic light emitting diodes (“OLEDs”), and polymer light-emitting diodes (“PLEDS”).
- LEDs light-emitting diodes
- OLEDs organic light emitting diodes
- PLEDS polymer light-emitting diodes
- the energy efficiency and small size of solid state transducer devices has led to the proliferation of these devices in a multitude of products.
- Televisions, computer monitors, mobile phones, digital cameras, and other electronic devices utilize LEDs for image generation, object illumination (e.g., camera flashes) and/or backlighting. LEDs are also used for signage, indoor and outdoor lighting, traffic lights, and other types of illumination. Improved fabrication techniques for these semiconductor devices have both lowered device cost and increased device efficiency.
- Solid state transducer devices and other semiconductor devices are often fabricated using epitaxial growth techniques.
- an epitaxial film is grown on a wafer or a substrate in a controlled process that includes elevated temperatures.
- the substrate and the epitaxial film are composed of different materials having dissimilar coefficients of thermal expansion (CTE).
- CTE coefficients of thermal expansion
- the distinct CTEs of the differing materials can cause the substrate and the epitaxial film to expand or contract at significantly differing rates, which can result in stresses that bow or warp the substrate either during or after the growth of the epitaxial film.
- Bowing or warping the substrate during the growth of the epitaxial film can reduce the uniformity of the film and thereby reduce the performance of the semiconductor device manufactured with the film.
- bowed or warped wafers can complicate further processing of the semiconductor device.
- semiconductor devices constructed on substrates using epitaxial growth techniques are often singulated in a later processing step to produce a multitude of semiconductor devices from a single assembly. Warping, delamination and/or other defects can lead to misalignments during the singulation process which in turn can cause defects in the semiconductor devices.
- FIG. 1 is a partially schematic, cross-sectional illustration of a portion of a device assembly having an engineered substrate configured in accordance with an embodiment of the present technology.
- FIG. 2 is a partially schematic, cross-sectional illustration of a portion of a device assembly having a buffer structure and a transducer structure configured in accordance with another embodiment of the present technology.
- FIG. 3 is a partially schematic, cross-sectional illustration of a portion of a patterned engineered substrate configured in accordance with yet another embodiment of the present technology.
- FIG. 4 is a partially schematic, top plan view of the engineered substrate of FIG. 3 .
- FIG. 5 is a partially schematic, cross-sectional illustration of a portion of a device assembly having epitaxial films on a patterned engineered substrate in accordance with still another embodiment of the present technology.
- FIG. 6 is a partially schematic, cross-sectional illustration of an SST device configured in accordance with an embodiment of the present technology.
- FIG. 7 is a partially schematic, cross-sectional illustration of an SST device having a lens configured in accordance with another embodiment of the present technology.
- FIG. 8 is a partially schematic, cross-sectional illustration of a portion of an SST device having a nonconductive carrier substrate configured in accordance with still another embodiment of the present technology.
- FIG. 9 is a partially schematic, cross-sectional illustration of an SST device having a conductive carrier substrate configured in accordance with yet another embodiment of the present technology.
- FIG. 10 is a partially schematic, cross-sectional illustration of an SST device having buried contacts configured in accordance with still another embodiment of the present technology.
- FIG. 11 is a partially schematic, top plan view of an SST device having a current spreading feature configured in accordance with yet another embodiment of the present technology.
- FIG. 12 is a partially schematic, cross-sectional illustration of a portion of a device assembly having a first material configured to be reused in accordance with another embodiment of the present technology.
- FIG. 13 is a partially schematic, bottom plan view of the device assembly of FIG. 12 .
- FIG. 14 is a partially schematic, cross-sectional illustration of the device assembly of FIGS. 12 and 13 after a separation.
- SSTs solid state transducers
- SSL solid state lighting
- Embodiments of the presently disclosed technology can include a variety of semiconductor devices, such as photocells, diodes, transistors, integrated circuits, etc.
- the term “SST” generally refers to solid state devices that include a semiconductor material as the active medium to convert electrical energy into electromagnetic radiation in the visible, ultraviolet, infrared, and/or other spectra.
- SST devices include solid state light emitters (e.g., LEDs, laser diodes, etc.) and/or other sources of emission other than electrical filaments, plasmas, or gases.
- SST can also include solid state devices that convert electromagnetic radiation into electricity.
- substrate can refer to a wafer-level substrate or to a singulated device-level substrate.
- references herein to “one embodiment”, “an embodiment”, or similar formulations means that a particular feature, structure, operation, or characteristic described in connection with the embodiment, is included in at least one embodiment of the present technology. Thus, the appearances of such phrases or formulations herein are not necessarily all referring to the same embodiment. Furthermore, various particular features, structures, operations, or characteristics may be combined in any suitable manner in one or more embodiments.
- Engineered substrates in accordance with the present technology may be designed to provide several advantages over substrates that are commonly used for fabricating SSTs.
- the engineered substrate is generally composed of two or more separate materials that are chosen to enhance (e.g., optimize) certain chemical, physical and/or other properties that improve the fabrication or performance of SSTs that are formed on or with the engineered substrate.
- the coefficient of thermal expansion (CTE) of the materials may be chosen to improve the fabrication process.
- substrate materials can be chosen, and the engineered substrate can be constructed, such that the engineered substrate is retained as part of a final (e.g., end user) semiconductor device.
- An engineered substrate may be designed to operate as a lens, for example, in an SST device.
- the materials of the engineered substrate may be processed to provide other benefits to the fabrication process or the finalized SSTs.
- the engineered substrate may be patterned, for example, to reduce or minimize the stresses that occur during epitaxial growth.
- FIG. 1 is a partially schematic, cross-sectional illustration of a portion of a device assembly 100 configured in accordance with an embodiment of the present technology.
- the device assembly 100 includes an engineered substrate 102 and a semiconductor material 104 .
- the semiconductor material 104 may be a compound including aluminum, indium, gallium, and/or nitrogen. In other embodiments, the semiconductor material may be comprised of other elements or compounds.
- the semiconductor material 104 can be formed via a variety of processes, including metal organic chemical vapor deposition (“MOCVD”), molecular beam epitaxy (“MBE”), liquid phase epitaxy (“LPE”), and/or hydride vapor phase epitaxy (“HVPE”).
- MOCVD metal organic chemical vapor deposition
- MBE molecular beam epitaxy
- LPE liquid phase epitaxy
- HVPE hydride vapor phase epitaxy
- the semiconductor material 104 may be formed using other suitable techniques, e.g., epitaxial growth techniques.
- the engineered substrate 102 and the semiconductor material 104 may be exposed to a high temperature environment. Dissimilar CTEs between the engineered substrate 102 and the semiconductor material 104 can cause differing rates of expansion and contraction between the materials exposed to the high temperatures. This in turn can result in stresses that lead to bowing, warping, or delamination. Choosing materials with similar CTEs can reduce the stresses that occur during heating and subsequent cooling by making the expansion and contraction more uniform between the materials.
- the engineered substrate 102 includes a base or first material 106 and a top or second material 108 .
- the engineered substrate 102 can be made from silicon, polycrystalline aluminum nitride, sapphire, and/or other suitable materials including both metals and non-metals.
- the first material 106 and the second material 108 may be chosen to provide, individually and/or in combination, a CTE that is at least approximately matched to the CTE of the semiconductor material 104 .
- At least approximately matched CTE means the material of the engineered substrate 102 has a CTE that exactly matches the CTE of a component of the semiconductor material 104 , or depending upon the particular embodiments, differs from the CTE of the semiconductor material by a magnitude difference of less than 10%, less than 20% or less than 100%.
- the first material 106 may be in the form of a sapphire or a silicon crystal wafer or another suitable material, e.g., a metal and/or a non-metal
- the second material 108 may be aluminum nitride.
- Gallium nitride and aluminum nitride have similar CTEs.
- the similar CTEs of the materials can reduce stresses during and/or after the epitaxial growth of the semiconductor material 104 .
- the engineered substrate 102 can include other combinations of materials that provide similar benefits.
- the first material 106 can be polycrystalline aluminum nitride
- the second material 108 can be silicon or a silicon compound.
- the substrate material and the growth material in a heteroepitaxy process can also have dissimilar lattice structures.
- the different lattice structures can also produce stresses in the materials that lead to bowing, warping, and/or delamination problems.
- the different lattice structures can lead to gaps or irregularities in the interface between the materials. Therefore, in addition to or in lieu of the first material 106 and the second material 108 having CTEs similar to that of the semiconductor material 104 , the first material 106 and/or the second material 108 in the illustrated embodiment can have a lattice structure that is engineered to reduce stresses in the device assembly 100 .
- Engineering the lattice structure of the first material 106 and the second material 108 can include selecting the materials to have lattice constants and/or other lattice parameters that reduce stresses in the device assembly 100 , and/or can include physically manipulating the materials for enhanced (e.g., optimum) lattice matching. Accordingly, the first and/or second material 106 , 108 can have a lattice parameter that at least approximately matches the corresponding lattice parameter of a subsequently-disposed material.
- an at least approximately matched lattice parameter means the lattice parameter of the engineered substrate exactly matches that of the subsequently disposed material, or, depending upon the particular embodiment, differs from the lattice parameter of the subsequently disposed material by less than 5%, less than 10% or less than 20%.
- the first material 106 or the second material 108 may be cut or ground at an angle selected to produce a particular alignment of the lattice structure at the exposed surface.
- the first material 106 may be in the form of a sapphire or silicon crystal wafer. Sapphire and silicon crystal wafers are generally cut from cylindrical boules. In most cases, the wafers are cut perpendicularly to the length of the boule. Cutting the cylindrical boule at an angle, or “miscutting,” can produce a target or selected lattice structure orientation at the surface of the resulting wafer. In this manner, the first material 106 can be engineered to have a lattice orientation that is better matched to the second material 108 .
- the first material 106 is a miscut silicon crystal that is cut at an angle of from about 2 degrees to about 5 degrees from perpendicular. In other embodiments, the miscut may be of a greater or lesser degree to provide a preferred lattice structure.
- Miscutting can also be used to encourage and/or enhance nucleation for epitaxial materials grown on the engineered substrate 102 . Similar to the miscutting for lattice matching described above, a cylindrical boule can be cut to produce a desired surface structure for nucleation. Generally, a relatively small miscut angle is used to establish a “staircase” at the miscut surface that provides nucleation sites. In some embodiments, the miscut angle can be less than or equal to 0.5 degrees. Miscutting can be used in combination with other techniques of the present disclosure, including buffer structure formation, as will be described further below.
- Lattice matching the materials of the device assembly 100 can further include “pre-straining” the materials.
- the second material 108 for example, can be pre-strained before or after it is combined with the first material 106 .
- Pre-straining can include imparting an internal stress in the material to more closely match the lattice structure of the material it is, or will be, combined with.
- the internal stress is produced by bonding the materials together at an elevated temperature and then cooling the engineered substrate.
- implanting additional materials can create an internal stress.
- the pre-straining can include facilitating oxidation to create the internal stress.
- the first material 106 and the second material 108 of the engineered substrate 102 can be configured to have a variety of different thicknesses depending upon the application.
- the second material 108 can be less than 1 micron thick while the first material is several hundred microns thick.
- FIG. 2 is a partially schematic, cross-sectional illustration of a portion of a device assembly 200 having additional materials configured in accordance with an embodiment of the present technology.
- the device assembly 200 includes an engineered substrate 202 , a buffer structure 210 , and a semiconductor material 204 .
- the engineered substrate 202 may be composed of two or more materials (not delineated in FIG. 2 ), as described above with reference to the device assembly 100 .
- the buffer structure 210 can include one or more materials that further aid in improving the crystalline characteristics of the semiconductor material 204 .
- the buffer structure 210 can include several sequentially grown epitaxial films that in turn include aluminum, indium, gallium, and/or nitrogen.
- the buffer structure 210 can thereby provide additional CTE matching and/or lattice structure matching to further enhance the growth of the semiconductor material 204 and the quality of the device assembly 200 .
- nucleation of subsequent growth materials can be improved by miscutting.
- the engineered substrate 202 can include miscut materials that provide nucleation sites for the buffer structure 210 .
- the buffer structure 210 may require fewer epitaxial films to achieve a desired surface for subsequent epitaxial growth.
- the buffer structure 210 can be used to supplement lattice matching (e.g., partial lattice matching) obtained when the engineered substrate 202 is miscut at a non-optimal angle. For example, if the target miscut angle is 5 degrees, but the engineered substrate 202 is miscut at 3 degrees, the buffer structure 210 can be used to achieve or approximately achieve lattice matching.
- lattice matching e.g., partial lattice matching
- the semiconductor material 204 forms a transducer structure 212 having several different materials (e.g., layers).
- the transducer structure 212 can include a P-type semiconductor material 201 , an N-type semiconductor material 205 and an active region 203 between the P-type material 201 and the N-type material 205 .
- the P-type material 201 is a P-type aluminum indium gallium nitride (P—AlInGaN)
- the N-type material 205 is an N-type aluminum indium gallium nitride (N—AlInGaN).
- the semiconductor materials 201 and 205 can individually include at least one of gallium arsenide (GaAs), aluminum gallium arsenide (AlGaAs), gallium arsenide phosphide (GaAsP), gallium (III) phosphide (GaP), zinc selenide (ZnSe), boron nitride (BN), aluminum gallium nitride (AlGaN), and/or other suitable semiconductor materials.
- the device assembly 200 can be processed to create individual die (not shown) with the transducer structure 212 singulated into individual SSTs, e.g., light-emitting diodes.
- the active region 203 can include a single quantum well (“SQW”), multiple quantum wells (“MQWs”), and/or a bulk semiconductor material.
- the term “bulk semiconductor material” generally refers to a single grain semiconductor material (e.g., InGaN) with a thickness of from approximately 10 nanometers to approximately 500 nanometers.
- the active region 203 can include an InGaN SQW, GaN/InGaN MQWs, and/or an InGaN bulk material.
- the active region 203 can include aluminum gallium indium phosphide (AlGaInP), aluminum gallium indium nitride (AlGaInN), and/or other suitable materials or configurations.
- FIG. 3 is a partially schematic, cross-sectional illustration of a portion of a patterned engineered substrate 302 having a first material 306 and a second material 308 configured in accordance with another embodiment of the present technology.
- the engineered substrate 302 is patterned to further reduce stresses in the substrate 302 and/or devices fabricated on the substrate 302 .
- the patterned engineered substrate 302 can include a plurality of recesses 314 separated by raised portions or projections 316 .
- FIG. 4 is a partially schematic, top plan view of the engineered substrate 302 of FIG. 3 . Referring to FIGS.
- the recesses 314 and the raised portions 316 form a waffle pattern with the raised portions 316 surrounding individual recesses 314 on all sides.
- the recesses 314 can be formed by positioning a mask (not shown) over the areas above the raised portions 316 and etching (e.g., wet etching, dry etching, etc.) the exposed sections of the engineered substrate 302 .
- the recesses 314 can be formed using other suitable semiconductor fabrication techniques.
- FIG. 5 illustrates a representative device assembly 500 formed on the patterned engineered substrate 302 .
- the device assembly 500 includes a buffer structure 510 and a transducer structure 512 .
- the buffer structure 510 includes several individual epitaxial films, identified individually as first-fifth epitaxial films 518 a - 518 e and referred to collectively as epitaxial films 518 .
- the first epitaxial film 518 a is deposited on the engineered substrate 302 , and partially fills the recesses 314 .
- the conformal shape of the first epitaxial film 518 a disrupts the otherwise continuously planar first epitaxial film 518 a , thus reducing (e.g., minimizing) stresses.
- Each successive film 518 b - 518 e fills additional volume in the recesses 314 and is flatter than the preceding film, until the final film (e.g., the fifth film 518 e ) is grown with a substantially flat finished surface 520 .
- the finished surface 520 of the final film 518 e can have reduced defects due to the stress reductions in the underlying films 518 a - 518 d , and due to being grown on an identical material.
- the device assembly 500 can be singulated to produce individual SSTs in a manner generally similar to that discussed above with reference to FIG. 2 .
- the engineered substrate 302 includes a waffle shaped pattern.
- Engineered substrates in accordance with other embodiments of the present technology can employ a multitude of other patterns.
- such substrates can include rectangular, circular, triangular, and/or other shapes or sizes of recesses to produce particular stress reducing results.
- the recesses 314 may not be completely surrounded by raised portions 316 (e.g., surrounded on fewer than all sides, and/or surrounded by a non-continuous raised portion on any one side).
- the recesses 314 can be formed with gaps between individual sections of the raised portions 316 .
- the engineered substrate 302 may be constructed to have other features that break up the continuity of the buffer structure 510 or the transducer structure 512 .
- the raised portions 316 FIG. 3
- the engineered substrate 302 may be constructed to have other features that break up the continuity of the buffer structure 510 or the transducer structure 512 .
- the raised portions 316 FIG. 3
- FIG. 6 is a partially schematic, cross-sectional illustration of an SST device 607 having an engineered substrate 602 that is left in place in accordance with another embodiment of the present technology.
- the SST device 607 includes an SST 613 (e.g., a solid state emitter that emits light).
- the SST device 607 has been singulated from a device assembly without removing an engineered substrate 602 and buffer structure 610 on which the SST 613 is built.
- the buffer structure 610 and/or the substrate 602 may be transparent or translucent to provide desired optical properties for the device 607 .
- the SST 613 can include a P-type semiconductor material 601 , an N-type semiconductor material 605 and an active region 603 between the P-type material 601 and the N-type material 605 .
- the SST device 607 also includes a first electrode 622 electrically coupled to the N-type material 605 and a second electrode 624 electrically coupled to a contact 626 (e.g., a transparent contact) that is electrically coupled to the P-type material 601 .
- the SST device 607 can be referred to as a lateral device because current in the SST device 607 flows across the SST 613 between the first electrode 622 and the second electrode 624 .
- the substrate 602 and/or the buffer structure 610 can include reflective materials. In such embodiments, light emitted by the SST 613 that impinges on the buffer structure 610 or the substrate 602 is reflected back through the SST 613 and is emitted through the contact 626 . Accordingly, whether the buffer structure 610 and the SST 613 are transparent, translucent, or reflective, light is at least partially emitted through the contact 626 . Additionally, in some embodiments, the contact 626 can be partially opaque, and light will continue to be at least partially emitted through the contact 626 .
- Reflective materials for the buffer structure 610 or the SST 613 can include gold (Au), copper (Cu), silver (Ag), aluminum (Al), and/or any other suitable material that reflects light emitted from the active region 603 .
- the reflective materials can be selected based on thermal conductivity and/or the color of light they reflect. For example, silver generally does not alter the color of the reflected light.
- Gold, copper, or other colored reflective materials can affect the color of the light and can accordingly be selected to produce a desired color for the emitted light.
- FIG. 7 is a partially schematic, cross-sectional illustration of an SST device 707 configured in accordance with another embodiment of the present technology.
- the illustrated embodiment includes an engineered substrate 702 (including a first material 306 and a second material 308 ), a buffer structure 710 , and an SST 713 .
- the SST 713 can include a P-type semiconductor material 701 , an N-type semiconductor material 705 and an active region 703 between the P-type material 701 and the N-type material 705 .
- a first electrode 722 is electrically coupled to the N-type semiconductor material 705 and a second electrode 724 is electrically coupled to a reflective contact 727 that is in turn electrically coupled to the P-type material 701 .
- the SST device 707 current flows vertically through the SST 713 between the first electrode 722 and the second electrode 724 . Accordingly, the SST device 707 can be referred to as a vertical device.
- the buffer structure 710 and/or the substrate 702 may be transparent or translucent and can be shaped into one or more lenses 729 (as shown in dashed lines) to provide desired optical properties for the SST device 707 .
- the lens 729 can focus emitted light from the SST 713 , thus minimizing or at least reducing the number of additional optical components necessary for a specific application.
- the lens 729 can disperse, diffuse, color, and/or otherwise modify or adjust the emitted light, again reducing or minimizing the need for further optical components.
- Light emitted by the SST 713 that interacts with the reflective contact 727 is reflected back through the SST 713 , thereby increasing the efficiency of the SST device 707 .
- the lens 729 can be formed from the first material 306 or both the first and second materials 306 , 308 .
- the engineered substrate 602 or buffer structure 610 of the SST device 607 shown in FIG. 6 can include a lens.
- the SST device 607 can be mounted on its side, with the engineered substrate 602 and the contact 626 both configured to pass light emitted by the active region 603 .
- FIG. 8 is a partially schematic, cross-sectional illustration of an SST device 807 that includes a carrier substrate 828 facing opposite from a corresponding engineered substrate 802 in accordance with another embodiment of the present technology.
- the SST device 807 includes a nonconductive carrier substrate 828 and a reflective contact 826 .
- the reflective contact 826 is electrically coupled to an SST 813 .
- the SST device 807 further includes a buffer structure 810 and an engineered substrate 802 .
- a first electrode 822 is electrically coupled to the SST 813 and a second electrode 824 is electrically coupled to the reflective contact 826 .
- the nonconductive carrier substrate 828 provides a mounting surface to attach the SST device 807 to other components without introducing additional electrical paths.
- the SST device 807 can be mounted directly to a heat sink, for example. Additionally, the nonconductive carrier substrate 828 simplifies the mounting of multiple LEDs in series, because it eliminates unintentional electrical paths that could otherwise be formed at the backside of the device 807 . Furthermore, the carrier substrate 828 of the SST device 807 can provide a contact surface that supports the SST device 807 while fabrication processes (e.g., shaping or finishing the lens) are performed on the engineered substrate 802 .
- fabrication processes e.g., shaping or finishing the lens
- an SST device 907 can include a conductive carrier substrate 928 . Similar to the SST device 807 , the SST device 907 includes an engineered substrate 902 , a buffer structure 910 , and a reflective contact 926 electrically coupled to an SST 913 . A first electrode 922 is electrically coupled to the SST 913 , and a second electrode 924 is electrically coupled to the conductive carrier substrate 928 .
- the conductive carrier substrate 928 provides a support function during fabrication (as described above with reference to FIG. 8 ) and also functions to conduct current to or from the second electrode 924 . Both the conductive carrier substrate 928 and the nonconductive carrier substrate 828 can be formed from a variety of materials including semiconductors, metals, metal alloys, or ceramics.
- a representative SST device 1007 includes an engineered substrate 1002 , a buffer structure 1010 , an SST 1013 , and a reflective contact 1026 .
- the SST 1013 includes a P-type semiconductor material 1001 , an N-type semiconductor material 1005 and an active region 1003 between the P-type material 1001 and the N-type material 1005 .
- a first electrode 1022 is coupled to a first buried contact 1032 a and a second buried contact 1032 b (collectively referred to as buried contacts 1032 ).
- An insulator 1030 separates the buried contacts 1032 from the reflective contact 1026 and from a second electrode 1024 .
- the buried contacts 1032 are electrically coupled to the N-type material 1005 .
- the second electrode 1024 is electrically coupled to the reflective contact 1026 , and the reflective contact 1026 is electrically coupled to the P-type material 1001 .
- the buried contacts 1032 provide multiple electrical paths to the SST 1013 . Although the illustrated embodiment includes two buried contacts 1032 , other embodiments may include additional buried contacts, or may include only one buried contact.
- the buried contacts 1032 can reduce or eliminate the tendency for the contacts to block light emitted from the SST 1013 .
- FIG. 11 is a partially schematic, top plan view of an SST device 1107 having a representative current spreading feature in the form of a finger assembly 1134 .
- the finger assembly 1134 includes a plurality of fingers 1136 connected to one another by cross members 1138 .
- the fingers 1136 and/or the cross members 1138 can individually include an elongated structure as shown in FIG. 11 and/or other suitable structures.
- the fingers 1136 and/or the cross members 1138 can include copper (Cu), aluminum (Al), silver (Ag), gold (Au), platinum (Pt), and/or other suitable electrically conductive materials.
- the finger assembly 1134 can be a transparent electrode constructed from indium tin oxide (“ITO”), aluminum zinc oxide (“AZO”), fluorine-doped tin oxide (“FTO”), and/or other substantially transparent and conductive oxides.
- ITO indium tin oxide
- AZO aluminum zinc oxide
- FTO fluorine-doped tin oxide
- the finger assembly 1134 is electrically coupled to a transparent contact 1126 and is configured to more evenly deliver current to the transparent contact 1126 .
- the transparent contact 1126 is electrically coupled to a P-type material (not shown) of an SST 1113 .
- a first electrode 1122 is electrically coupled to an N-type material (not shown) of the SST 113
- a second electrode 1124 is electrically coupled to the finger assembly 1134 .
- the fingers 1136 and the cross members 1138 span more of the transparent contact 1126 than a traditional electrode, thereby spreading the delivered current to more regions of the transparent contact 1126 and the SST 1113 .
- Other current spreading features may have substantially different shapes than the finger assembly 1134 . For example, a pattern in the shape of a series of sine waves or a maze, or other shapes may be used.
- FIG. 12 is a partially schematic, cross-sectional illustration of a portion of a device assembly 1200 having an engineered substrate 1202 configured to be reused in accordance with such embodiments.
- the device assembly 1200 includes a transducer structure 1212 and an (optional) buffer structure 1210 , both carried by the engineered substrate 1202 .
- the engineered substrate 1202 includes a separation agent 1242 disposed between a first material 1206 and a second material 1208 .
- the separation agent 1242 includes a material selected for its solubility characteristics, and in other embodiments, the separation agent can have other characteristics selected to facilitate the separation function it performs.
- FIG. 12 is a partially schematic, cross-sectional illustration of a portion of a device assembly 1200 having an engineered substrate 1202 configured to be reused in accordance with such embodiments.
- the device assembly 1200 includes a transducer structure 1212 and an (optional) buffer structure 1210 , both carried by the engineered substrate 1202 .
- the engineered substrate 1202 includes
- FIG. 13 is a partially schematic, bottom plan view of the device assembly 1200 .
- a plurality of vias 1244 penetrate the engineered substrate 1202 to the separation agent 1242 .
- a suitable solvent can be injected or otherwise provided to the vias 1244 to dissolve the separation agent 1242 and separate the first material 1206 from the second material 1208 . If a suitable dissolution rate is obtained without the vias 1244 , the vias 1244 can be eliminated and the separation agent 1242 can be removed form the edges of the assembly 120 a.
- FIG. 14 is a partially schematic, cross-sectional illustration of the device assembly 1200 after the separation agent 1242 has been removed and the engineered substrate 1202 has been split into a first portion 1209 and a second portion 1211 .
- the first portion 1209 includes the first material 1206 of the engineered substrate 1202 .
- the second portion 1211 includes the transducer structure 1212 , the buffer structure 1210 , and the second material 1208 .
- the first material 1206 of the engineered substrate 1202 may be reused in the fabrication of additional transducer structures, SSTs, and/or other semiconductor devices.
- Disposing the separation agent 1242 between the first material 1206 and the second material 1208 allows an upper surface 1213 of the second material 1208 to be remain suitable for epitaxial growth. That is, the separation agent 1242 can be entirely removed from the first material 1206 . Accordingly, the first material 1206 can receive a new second material 1208 with little or no intermediate processing, and can then be used to grow further epitaxial material for additional SSTs.
- the separation agent 1242 can include a dissolvable material in at least some embodiments.
- the separation agent 1242 can include implanted constituents, e.g., hydrogen or hydrogen ions that are heated to separate the adjacent portions of the engineered substrate 1202 .
- the separation agent can be disposed between the buffer structure 1210 and the second material 1208 . In such an embodiment, an upper surface 1215 of the buffer structure 1210 is accessible for subsequent for epitaxial growth.
- the engineered substrate 1202 can undergo additional processing prior to a subsequent fabrication cycle.
- the engineered substrate 1202 can be patterned in a manner similar to that described above with reference to FIGS. 3-5 . If the separation agent 1242 separates the patterned portion of the engineered substrate 1202 from the remainder of the engineered substrate 1202 , the engineered substrate 1202 can be re-patterned prior to further fabrication. Additionally, surfaces of the engineered substrate 1202 can undergo chemical-mechanical planarization (CMP) to resurface the engineered substrate 1202 . Such resurfacing can be used, for example, to prepare the engineered substrate 1202 for receiving an additional second material 1208 and separation agent 1242 . Similarly, in embodiments for which the separation agent 1242 is disposed between the buffer structure 1210 and the second material 1208 , the additional processing can include resurfacing the second material 1208 to prepare for refabricating the buffer structure 1210 .
- CMP chemical-mechanical planarization
- engineered substrates which can be implemented separately or in any of a variety of combinations. These features include the ability to reduce stresses in overlying epitaxial materials by matching or approximately matching the CTE of the engineered substrate with that of the overlying materials, in combination with additional stress-reduction features, including disrupting stress build-up with surface features (as discussed above with reference to FIGS. 3-5 ) and/or lattice matching the epitaxial growth surface (e.g., the surface of the second material) to the lattice characteristics of the subsequently grown materials.
- additional stress-reduction features including disrupting stress build-up with surface features (as discussed above with reference to FIGS. 3-5 ) and/or lattice matching the epitaxial growth surface (e.g., the surface of the second material) to the lattice characteristics of the subsequently grown materials.
- lattice matching the epitaxial growth surface e.g., the surface of the second material
- the engineered substrate can remain attached to the final device after manufacturing has been completed.
- the attached engineered substrate can be selected and/or processed to provide additional functions, e.g., to modify the light emitted from a solid state lighting device. If only a portion of the engineered substrate remains attached to the final device, the removed portion can be re-used to form additional devices, thus reducing material and manufacturing costs.
- the engineered substrates, buffer structures, transducer structures, device assemblies, and SSTs disclosed herein can be configured in a variety of manners. Patterned recesses, and/or raised portions with different sizes and/or shapes, for example, may be used in different embodiments. Additionally, other materials may be used in place of those described herein, or additional components may be added or removed. For example, although an illustrated embodiment includes a series of vias that are sequentially spaced within the engineered substrate, other embodiments may use a single via, or a different pattern.
- device assemblies with engineered substrates in accordance with the present technology may be configured to be separated and reused by additional methods.
- embodiments in accordance with the present technology can include laser lift-off techniques.
- advantages and features associated with certain embodiments have been described above in the context of those embodiments, other embodiments may also exhibit such advantages and/or features, and not all embodiments need necessarily exhibit such advantages and/or features to fall within the scope of the technology. Accordingly, the disclosure and associated technology can encompass other embodiments not expressly shown or described herein.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Led Devices (AREA)
- Recrystallisation Techniques (AREA)
Abstract
Description
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/016,943 US10431714B2 (en) | 2011-08-31 | 2016-02-05 | Engineered substrates for semiconductor devices and associated systems and methods |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/223,162 US9269858B2 (en) | 2011-08-31 | 2011-08-31 | Engineered substrates for semiconductor devices and associated systems and methods |
US15/016,943 US10431714B2 (en) | 2011-08-31 | 2016-02-05 | Engineered substrates for semiconductor devices and associated systems and methods |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/223,162 Division US9269858B2 (en) | 2011-08-31 | 2011-08-31 | Engineered substrates for semiconductor devices and associated systems and methods |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160155893A1 US20160155893A1 (en) | 2016-06-02 |
US10431714B2 true US10431714B2 (en) | 2019-10-01 |
Family
ID=47742369
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/223,162 Active 2032-07-02 US9269858B2 (en) | 2011-08-31 | 2011-08-31 | Engineered substrates for semiconductor devices and associated systems and methods |
US15/016,943 Active US10431714B2 (en) | 2011-08-31 | 2016-02-05 | Engineered substrates for semiconductor devices and associated systems and methods |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/223,162 Active 2032-07-02 US9269858B2 (en) | 2011-08-31 | 2011-08-31 | Engineered substrates for semiconductor devices and associated systems and methods |
Country Status (3)
Country | Link |
---|---|
US (2) | US9269858B2 (en) |
TW (1) | TWI545616B (en) |
WO (1) | WO2013032691A2 (en) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3848970A1 (en) | 2007-01-22 | 2021-07-14 | Cree, Inc. | Multiple light emitting diode emitter |
US9269858B2 (en) | 2011-08-31 | 2016-02-23 | Micron Technology, Inc. | Engineered substrates for semiconductor devices and associated systems and methods |
KR101883842B1 (en) * | 2011-12-26 | 2018-08-01 | 엘지이노텍 주식회사 | Light emitting device and illuminating system including the same |
US11160148B2 (en) | 2017-06-13 | 2021-10-26 | Ideal Industries Lighting Llc | Adaptive area lamp |
US11792898B2 (en) | 2012-07-01 | 2023-10-17 | Ideal Industries Lighting Llc | Enhanced fixtures for area lighting |
US9478626B2 (en) | 2014-12-19 | 2016-10-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device with an interconnect structure and method for forming the same |
US9997391B2 (en) * | 2015-10-19 | 2018-06-12 | QROMIS, Inc. | Lift off process for chip scale package solid state devices on engineered substrate |
FR3044822B1 (en) * | 2015-12-03 | 2018-01-05 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | OPTOELECTRONIC DEVICE COMPRISING AN ELECTROLUMINESCENT COMPONENT AND A TRANSISTOR |
US10529696B2 (en) | 2016-04-12 | 2020-01-07 | Cree, Inc. | High density pixelated LED and devices and methods thereof |
US10290674B2 (en) | 2016-04-22 | 2019-05-14 | QROMIS, Inc. | Engineered substrate including light emitting diode and power circuitry |
US10186630B2 (en) | 2016-08-02 | 2019-01-22 | QMAT, Inc. | Seed wafer for GaN thickening using gas- or liquid-phase epitaxy |
DE102017113383B4 (en) * | 2017-06-19 | 2023-03-09 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Semiconductor chip and method of manufacturing a semiconductor chip |
US10734363B2 (en) | 2017-08-03 | 2020-08-04 | Cree, Inc. | High density pixelated-LED chips and chip array devices |
EP3662514A1 (en) | 2017-08-03 | 2020-06-10 | Cree, Inc. | High density pixelated-led chips and chip array devices, and fabrication methods |
US10529773B2 (en) | 2018-02-14 | 2020-01-07 | Cree, Inc. | Solid state lighting devices with opposing emission directions |
US10903265B2 (en) | 2018-12-21 | 2021-01-26 | Cree, Inc. | Pixelated-LED chips and chip array devices, and fabrication methods |
US11817526B2 (en) | 2019-10-29 | 2023-11-14 | Creeled, Inc. | Texturing for high density pixelated-LED chips and chip array devices |
US11437548B2 (en) | 2020-10-23 | 2022-09-06 | Creeled, Inc. | Pixelated-LED chips with inter-pixel underfill materials, and fabrication methods |
Citations (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6054370A (en) * | 1998-06-30 | 2000-04-25 | Intel Corporation | Method of delaminating a pre-fabricated transistor layer from a substrate for placement on another wafer |
US6191007B1 (en) * | 1997-04-28 | 2001-02-20 | Denso Corporation | Method for manufacturing a semiconductor substrate |
US6323108B1 (en) * | 1999-07-27 | 2001-11-27 | The United States Of America As Represented By The Secretary Of The Navy | Fabrication ultra-thin bonded semiconductor layers |
US6486499B1 (en) * | 1999-12-22 | 2002-11-26 | Lumileds Lighting U.S., Llc | III-nitride light-emitting device with increased light generating capability |
US6497763B2 (en) | 2001-01-19 | 2002-12-24 | The United States Of America As Represented By The Secretary Of The Navy | Electronic device with composite substrate |
US6593212B1 (en) | 2001-10-29 | 2003-07-15 | The United States Of America As Represented By The Secretary Of The Navy | Method for making electro-optical devices using a hydrogenion splitting technique |
US20040142575A1 (en) * | 2002-07-25 | 2004-07-22 | Brewer Peter D. | Large area printing method for integrating device and circuit components |
US6887753B2 (en) * | 2001-02-28 | 2005-05-03 | Micron Technology, Inc. | Methods of forming semiconductor circuitry, and semiconductor circuit constructions |
US7132691B1 (en) | 1998-09-10 | 2006-11-07 | Rohm Co., Ltd. | Semiconductor light-emitting device and method for manufacturing the same |
US20060255341A1 (en) * | 2005-04-21 | 2006-11-16 | Aonex Technologies, Inc. | Bonded intermediate substrate and method of making same |
US20070054474A1 (en) | 2005-08-23 | 2007-03-08 | Tracy Clarence J | Crack-free III-V epitaxy on germanium on insulator (GOI) substrates |
US20070252289A1 (en) * | 2003-07-25 | 2007-11-01 | Hrl Laboratories, Llc | Oriented self-location of microstructures with alignment structures |
US20080079125A1 (en) * | 2006-09-29 | 2008-04-03 | Daoqiang Lu | Microelectronic die assembly having thermally conductive element at a backside thereof and method of making same |
US7358152B2 (en) | 2002-07-12 | 2008-04-15 | The United States Of America As Represented By The Secretary Of The Navy | Wafer bonding of thinned electronic materials and circuits to high performance substrate |
US20080121903A1 (en) | 2006-11-24 | 2008-05-29 | Sony Corporation | Method for manufacturing light-emitting diode, light-emitting diode, lightsource cell unit, light-emitting diode backlight, light-emitting diode illuminating device, light-emitting diode display, and electronic apparatus |
US20080149915A1 (en) | 2006-06-28 | 2008-06-26 | Massachusetts Institute Of Technology | Semiconductor light-emitting structure and graded-composition substrate providing yellow-green light emission |
US7399649B2 (en) * | 2003-11-04 | 2008-07-15 | Pioneer Corporation | Semiconductor light-emitting device and fabrication method thereof |
US20080179611A1 (en) | 2007-01-22 | 2008-07-31 | Cree, Inc. | Wafer level phosphor coating method and devices fabricated utilizing method |
US7429750B2 (en) * | 2004-03-23 | 2008-09-30 | Toyoda Gosei Co., Ltd. | Solid-state element and solid-state element device |
US20100026779A1 (en) * | 2006-10-27 | 2010-02-04 | Canon Kabushiki Kaisha | Semiconductor member, semiconductor article manufacturing method, and led array using the manufacturing method |
WO2010024987A1 (en) | 2008-08-27 | 2010-03-04 | S.O.I.Tec Silicon On Insulator Technologies | Methods of fabricating semiconductor structures or devices using layers of semiconductor material having selected or controlled lattice parameters |
US20100148198A1 (en) | 2008-12-12 | 2010-06-17 | Kabushiki Kaisha Toshiba | Light emitting device and method for manufacturing same |
US20100227421A1 (en) | 2009-03-04 | 2010-09-09 | Koninklijke Philips Electronics N.V. | Method of bonding a semiconductor device using a compliant bonding structure |
US20110095291A1 (en) | 2009-10-23 | 2011-04-28 | Nathaniel Quitoriano | Lateral Growth Semiconductor Method and Devices |
US7951689B2 (en) * | 2007-09-14 | 2011-05-31 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate and method for manufacturing semiconductor device |
US20120037925A1 (en) * | 2010-08-10 | 2012-02-16 | Sheen Calvin W | Engineered Substrate for Light Emitting Diodes |
US20120273816A1 (en) * | 2011-03-29 | 2012-11-01 | Sumitomo Electric Industries, Ltd. | Semiconductor optical device |
US20130049043A1 (en) | 2011-08-31 | 2013-02-28 | Micron Technology, Inc. | Engineered substrates for semiconductor devices and associated systems and methods |
US20130203195A1 (en) * | 2012-02-08 | 2013-08-08 | Samsung Electronics Co., Ltd. | Semiconductor light emitting device and method of manufacturing the same |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3925341B2 (en) * | 2002-07-30 | 2007-06-06 | 豊田合成株式会社 | Crystal growth substrate and method for manufacturing semiconductor light emitting device |
US6781160B1 (en) * | 2003-06-24 | 2004-08-24 | United Epitaxy Company, Ltd. | Semiconductor light emitting device and method for manufacturing the same |
US7179670B2 (en) * | 2004-03-05 | 2007-02-20 | Gelcore, Llc | Flip-chip light emitting diode device without sub-mount |
US7808011B2 (en) * | 2004-03-19 | 2010-10-05 | Koninklijke Philips Electronics N.V. | Semiconductor light emitting devices including in-plane light emitting layers |
FI118196B (en) * | 2005-07-01 | 2007-08-15 | Optogan Oy | Semiconductor structure and method for producing a semiconductor structure |
-
2011
- 2011-08-31 US US13/223,162 patent/US9269858B2/en active Active
-
2012
- 2012-08-14 WO PCT/US2012/050787 patent/WO2013032691A2/en active Application Filing
- 2012-08-22 TW TW101130521A patent/TWI545616B/en active
-
2016
- 2016-02-05 US US15/016,943 patent/US10431714B2/en active Active
Patent Citations (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6191007B1 (en) * | 1997-04-28 | 2001-02-20 | Denso Corporation | Method for manufacturing a semiconductor substrate |
US6054370A (en) * | 1998-06-30 | 2000-04-25 | Intel Corporation | Method of delaminating a pre-fabricated transistor layer from a substrate for placement on another wafer |
US7132691B1 (en) | 1998-09-10 | 2006-11-07 | Rohm Co., Ltd. | Semiconductor light-emitting device and method for manufacturing the same |
US6323108B1 (en) * | 1999-07-27 | 2001-11-27 | The United States Of America As Represented By The Secretary Of The Navy | Fabrication ultra-thin bonded semiconductor layers |
US6486499B1 (en) * | 1999-12-22 | 2002-11-26 | Lumileds Lighting U.S., Llc | III-nitride light-emitting device with increased light generating capability |
US6497763B2 (en) | 2001-01-19 | 2002-12-24 | The United States Of America As Represented By The Secretary Of The Navy | Electronic device with composite substrate |
US6887753B2 (en) * | 2001-02-28 | 2005-05-03 | Micron Technology, Inc. | Methods of forming semiconductor circuitry, and semiconductor circuit constructions |
US6593212B1 (en) | 2001-10-29 | 2003-07-15 | The United States Of America As Represented By The Secretary Of The Navy | Method for making electro-optical devices using a hydrogenion splitting technique |
US7358152B2 (en) | 2002-07-12 | 2008-04-15 | The United States Of America As Represented By The Secretary Of The Navy | Wafer bonding of thinned electronic materials and circuits to high performance substrate |
US7535100B2 (en) | 2002-07-12 | 2009-05-19 | The United States Of America As Represented By The Secretary Of The Navy | Wafer bonding of thinned electronic materials and circuits to high performance substrates |
US20040142575A1 (en) * | 2002-07-25 | 2004-07-22 | Brewer Peter D. | Large area printing method for integrating device and circuit components |
US20070252289A1 (en) * | 2003-07-25 | 2007-11-01 | Hrl Laboratories, Llc | Oriented self-location of microstructures with alignment structures |
US7399649B2 (en) * | 2003-11-04 | 2008-07-15 | Pioneer Corporation | Semiconductor light-emitting device and fabrication method thereof |
US7429750B2 (en) * | 2004-03-23 | 2008-09-30 | Toyoda Gosei Co., Ltd. | Solid-state element and solid-state element device |
US20060255341A1 (en) * | 2005-04-21 | 2006-11-16 | Aonex Technologies, Inc. | Bonded intermediate substrate and method of making same |
US20070054474A1 (en) | 2005-08-23 | 2007-03-08 | Tracy Clarence J | Crack-free III-V epitaxy on germanium on insulator (GOI) substrates |
US20080149915A1 (en) | 2006-06-28 | 2008-06-26 | Massachusetts Institute Of Technology | Semiconductor light-emitting structure and graded-composition substrate providing yellow-green light emission |
US20080079125A1 (en) * | 2006-09-29 | 2008-04-03 | Daoqiang Lu | Microelectronic die assembly having thermally conductive element at a backside thereof and method of making same |
US20100026779A1 (en) * | 2006-10-27 | 2010-02-04 | Canon Kabushiki Kaisha | Semiconductor member, semiconductor article manufacturing method, and led array using the manufacturing method |
US20080121903A1 (en) | 2006-11-24 | 2008-05-29 | Sony Corporation | Method for manufacturing light-emitting diode, light-emitting diode, lightsource cell unit, light-emitting diode backlight, light-emitting diode illuminating device, light-emitting diode display, and electronic apparatus |
US20080179611A1 (en) | 2007-01-22 | 2008-07-31 | Cree, Inc. | Wafer level phosphor coating method and devices fabricated utilizing method |
US7951689B2 (en) * | 2007-09-14 | 2011-05-31 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate and method for manufacturing semiconductor device |
WO2010024987A1 (en) | 2008-08-27 | 2010-03-04 | S.O.I.Tec Silicon On Insulator Technologies | Methods of fabricating semiconductor structures or devices using layers of semiconductor material having selected or controlled lattice parameters |
US20100148198A1 (en) | 2008-12-12 | 2010-06-17 | Kabushiki Kaisha Toshiba | Light emitting device and method for manufacturing same |
US20100227421A1 (en) | 2009-03-04 | 2010-09-09 | Koninklijke Philips Electronics N.V. | Method of bonding a semiconductor device using a compliant bonding structure |
US20110095291A1 (en) | 2009-10-23 | 2011-04-28 | Nathaniel Quitoriano | Lateral Growth Semiconductor Method and Devices |
US20120037925A1 (en) * | 2010-08-10 | 2012-02-16 | Sheen Calvin W | Engineered Substrate for Light Emitting Diodes |
US20120273816A1 (en) * | 2011-03-29 | 2012-11-01 | Sumitomo Electric Industries, Ltd. | Semiconductor optical device |
US20130049043A1 (en) | 2011-08-31 | 2013-02-28 | Micron Technology, Inc. | Engineered substrates for semiconductor devices and associated systems and methods |
US20130203195A1 (en) * | 2012-02-08 | 2013-08-08 | Samsung Electronics Co., Ltd. | Semiconductor light emitting device and method of manufacturing the same |
Non-Patent Citations (2)
Title |
---|
Cree, Inc. "Direct Attach DA1000™ LEDs Data Sheet", 5 pages, 2010, retrieved from the Internet, URL: http://www.cree.com/products/pdf/CPR3Es.pdf. |
International Search Report and Written Opinion dated Mar. 4, 2013 in International Application No. PCT/US2012/050787, 11 pages. |
Also Published As
Publication number | Publication date |
---|---|
US20130049043A1 (en) | 2013-02-28 |
WO2013032691A2 (en) | 2013-03-07 |
US20160155893A1 (en) | 2016-06-02 |
TWI545616B (en) | 2016-08-11 |
TW201324581A (en) | 2013-06-16 |
WO2013032691A3 (en) | 2013-04-25 |
US9269858B2 (en) | 2016-02-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10431714B2 (en) | Engineered substrates for semiconductor devices and associated systems and methods | |
Ha et al. | The fabrication of vertical light-emitting diodes using chemical lift-off process | |
US11222874B2 (en) | Discontinuous patterned bonds for semiconductor devices and associated systems and methods | |
JP5312797B2 (en) | Method for producing optoelectronic substrate | |
KR101652153B1 (en) | Solid state lighting devices with selected thermal expansion and/or surface characteristics, and associated methods | |
US7812357B2 (en) | LED having vertical structure and method for fabricating the same | |
US20110233581A1 (en) | Solid state lighting devices with cellular arrays and associated methods of manufacturing | |
JP4852755B2 (en) | Method for manufacturing compound semiconductor device | |
US9905727B2 (en) | Fabrication of thin-film devices using selective area epitaxy | |
JP2010123717A (en) | Semiconductor light emitting element and method for manufacturing it | |
US11901487B2 (en) | Ultrathin solid state dies and methods of manufacturing the same | |
JP2010219310A (en) | Optical device and optical device structure | |
US9059377B2 (en) | Solid state lighting devices with low contact resistance and methods of manufacturing | |
JP2007221146A (en) | Vertical light emitting device and its manufacturing method | |
Wang et al. | High-performance nitride vertical light-emitting diodes based on Cu electroplating technical route | |
KR100675268B1 (en) | Flip chip Light-emitting device having arrayed cells and Method of manufacturing the same | |
KR100752721B1 (en) | Method for forming the vertically structured gan type light emitting diode device | |
KR100808197B1 (en) | LED having vertical structure and method for making the same | |
US20240186298A1 (en) | Discontinuous patterned bonds for semiconductor devices and associated systems and methods | |
JP2010141084A (en) | Method of manufacturing semiconductor light-emitting element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SCHUBERT, MARTIN F.;BASCERI, CEM;ODNOBLYUDOV, VLADIMIR;AND OTHERS;REEL/FRAME:037676/0297 Effective date: 20110831 |
|
AS | Assignment |
Owner name: QUORA TECHNOLOGY, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038258/0426 Effective date: 20160412 |
|
AS | Assignment |
Owner name: QROMIS, INC., CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:QUORA TECHNOLOGY, INC.;REEL/FRAME:044416/0683 Effective date: 20170928 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: EX PARTE QUAYLE ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO EX PARTE QUAYLE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |