TWI567212B - A Method for Preparing High Temperature Creep Grounding Substrate for Semiconductor Equipment by PVD - Google Patents

A Method for Preparing High Temperature Creep Grounding Substrate for Semiconductor Equipment by PVD Download PDF

Info

Publication number
TWI567212B
TWI567212B TW105112221A TW105112221A TWI567212B TW I567212 B TWI567212 B TW I567212B TW 105112221 A TW105112221 A TW 105112221A TW 105112221 A TW105112221 A TW 105112221A TW I567212 B TWI567212 B TW I567212B
Authority
TW
Taiwan
Prior art keywords
substrate
pvd
high temperature
cathode
grounding
Prior art date
Application number
TW105112221A
Other languages
Chinese (zh)
Other versions
TW201641723A (en
Inventor
Tianying Xiong
Jie Wu
Yanfang Shen
Xinyu Cui
Huazi Jin
Minjie Wu
Weidong Tang
Tao Hou
Maocheng Li
Original Assignee
Shenyang Fortune Precision Equipment Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenyang Fortune Precision Equipment Co Ltd filed Critical Shenyang Fortune Precision Equipment Co Ltd
Publication of TW201641723A publication Critical patent/TW201641723A/en
Application granted granted Critical
Publication of TWI567212B publication Critical patent/TWI567212B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28035Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
    • H01L21/28044Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
    • H01L21/28061Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a metal or metal silicide formed by deposition, e.g. sputter deposition, i.e. without a silicidation reaction
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/14Metallic material, boron or silicon
    • C23C14/16Metallic material, boron or silicon on metallic substrates or on substrates of boron or silicon
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02631Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158Making the insulator
    • H01L21/28167Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28194Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158Making the insulator
    • H01L21/28229Making the insulator by deposition of a layer, e.g. metal, metal compound or poysilicon, followed by transformation thereof into an insulating layer

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Physical Vapour Deposition (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)

Description

一種PVD製備半導體裝備用抗高溫蠕變接地基片的方法 Method for preparing high temperature creep grounding substrate for semiconductor equipment by PVD

本發明屬於一種製備半導體裝備用抗高溫蠕變接地基片的方法,具體是關於一種PVD製備半導體裝備用抗高溫蠕變接地基片的方法。 The invention belongs to a method for preparing a high temperature resistant creep grounding substrate for semiconductor equipment, in particular to a method for preparing a high temperature resistant creep grounding substrate for semiconductor equipment by PVD.

半導體裝備中的接地基片處於高溫等離子輻射和氟化物氣體共同作用環境,不僅要求其具有良好的導電性能,而且對其抗高溫蠕變性也提出了越來越高的要求。 The grounding substrate in semiconductor equipment is in a high-temperature plasma radiation and fluoride gas interaction environment, which not only requires good electrical conductivity, but also puts higher and higher requirements on its high temperature creep resistance.

純鋁材料是半導體裝備、尤其是大型積體電路裝備中理想的導電材料,這主要是因為鋁除了具有良好的導電性外,在積體電路刻蝕、光刻以及鍍膜等工藝過程中對元器件的污染最小。但是鋁的熔點較低,只能在較低溫度下(300℃以下)使用,隨著工藝優化設計的要求,接地基片所處腔室的溫度不斷提高,已超過350℃,且還在提高,甚至超過400℃,此時純鋁材料本身已無法滿足使用要求。 Pure aluminum material is an ideal conductive material in semiconductor equipment, especially large integrated circuit equipment. This is mainly because aluminum has good conductivity, and it is in the process of integrated circuit etching, photolithography and coating. The device is least polluted. However, aluminum has a lower melting point and can only be used at lower temperatures (below 300 ° C). With the optimization of the process design, the temperature of the chamber in which the grounding substrate is placed is continuously increased, exceeding 350 ° C, and is still improving. Even more than 400 ° C, at this time the pure aluminum material itself can not meet the requirements of use.

不銹鋼、鎳基合金等具備優異的高溫性能,但是導電性較差,而且在強等離子輻射條件下釋放鐵、鎳等有害金屬離子,污染半導體工藝環境,導致刻蝕、光刻以及鍍膜過程中元器件報廢。 Stainless steel, nickel-based alloys, etc. have excellent high-temperature properties, but poor conductivity, and release harmful metal ions such as iron and nickel under strong plasma irradiation conditions, polluting the semiconductor process environment, leading to components in etching, photolithography and coating processes. scrapped.

本發明提供一種PVD(即物理氣相沉積)製備半導體裝備用抗高溫蠕變接地基片的方法,以不銹鋼、鎳合金或耐熱鋼等高溫力學性能較好的材料作為半導體裝備用抗高溫蠕變接地基片的基體,在其表面製備厚度均勻、結合力良好的無氧化純鋁塗層,一方面利用純鋁的導電性能及其與大型積體電路工藝的相容性,另一方面利用基體的力學性能解決接地基片抗高溫蠕變性不夠的問題。 The invention provides a method for preparing a high temperature resistant creep grounding substrate for semiconductor equipment by PVD (ie physical vapor deposition), and a material with high temperature mechanical properties such as stainless steel, nickel alloy or heat resistant steel is used as high temperature creep resistance for semiconductor equipment. The base of the grounding substrate is prepared on the surface of the surface of the non-oxidized pure aluminum coating with uniform thickness and good bonding force. On the one hand, the conductive property of pure aluminum and its compatibility with the large integrated circuit process are utilized, and on the other hand, the substrate is utilized. The mechanical properties solve the problem of insufficient grounding resistance to high temperature creep.

本發明的技術方案如下:一種PVD製備半導體裝備用抗高溫蠕變接地基片的方法,以不銹鋼、鎳合金或耐熱鋼材料作為半導體裝備用抗高溫蠕變接地基片的基體,採用PVD技術在該基體表面製備無氧化純鋁塗層,製得半導體裝備用抗高溫蠕變接地基片。 The technical scheme of the present invention is as follows: a method for preparing a high temperature resistant creep grounding substrate for semiconductor equipment by using PVD, using stainless steel, nickel alloy or heat resistant steel material as a base body of a high temperature resistant creep grounding substrate for semiconductor equipment, using PVD technology in A non-oxidized pure aluminum coating was prepared on the surface of the substrate to prepare a high temperature resistant creep grounding substrate for semiconductor equipment.

所述的PVD製備半導體裝備用抗高溫蠕變接地基片的方法,具體步驟如下:(1)該基體的前處理:將該基體表面先進行紋理處理,紋理處理工藝參數為:320#砂紙拋光,去除基體表面積碳層,再用無水乙醇進行清洗;(2)採用物理氣相沉積工藝製備純鋁塗層,利用PVD真空鍍膜系統,使氣態的鋁原子定向沉積於該基體表面,形成無氧化純鋁塗層。 The method for preparing a high temperature creep grounding substrate for semiconductor equipment is as follows: (1) pretreatment of the substrate: the surface of the substrate is first textured, and the texture processing parameter is: 320# sandpaper polishing The carbon layer of the surface area of the substrate is removed, and then washed with anhydrous ethanol; (2) a pure aluminum coating is prepared by a physical vapor deposition process, and a gaseous aluminum atom is deposited on the surface of the substrate by a PVD vacuum coating system to form an oxidation-free layer. Pure aluminum coating.

所述的PVD製備半導體裝備用抗高溫蠕變接地基片的方法,其物理氣相沉積工藝參數如下:距離550mm,陰極電壓20~40V,電流70~90A,真空度1×10-3~6×10-3Pa,輔助沉積電壓800V,輔助沉積電流1A, 純鋁塗層厚度1~50微米。 The PVD method for preparing a high temperature creep grounding substrate for a semiconductor device has the following physical vapor deposition process parameters: a distance of 550 mm, a cathode voltage of 20 to 40 V, a current of 70 to 90 A, and a degree of vacuum of 1×10 -3 to 6 ×10 -3 Pa, auxiliary deposition voltage 800V, auxiliary deposition current 1A, pure aluminum coating thickness 1~50 microns.

所述的PVD製備半導體裝備用抗高溫蠕變接地基片的方法,其中該PVD真空鍍膜系統包括:真空室、轉架、金屬陰極、聚焦線圈、電源、輔助陰極、陽極、電壓表和偏轉電磁線圈,兩個轉架對稱設置於真空室中,轉架用於放置該基體,轉架之間設置偏轉電磁線圈,金屬陰極與偏轉電磁線圈相對應;轉架與輔助陰極相對應,在輔助陰極與轉架之間的通道兩側分別設置陽極,輔助陰極與轉架上的基體之間設置電壓表,金屬陰極通過電源供電,金屬陰極的兩側設置聚焦線圈。 The PVD method for preparing a high temperature creep grounding substrate for a semiconductor device, wherein the PVD vacuum coating system comprises: a vacuum chamber, a rotating frame, a metal cathode, a focusing coil, a power source, an auxiliary cathode, an anode, a voltmeter, and a deflection electromagnetic a coil, two turrets are symmetrically disposed in the vacuum chamber, the turret is used to place the base body, a deflection electromagnetic coil is disposed between the turrets, the metal cathode corresponds to the deflection electromagnetic coil; the turret corresponds to the auxiliary cathode, and the auxiliary cathode is An anode is arranged on both sides of the channel between the rotating frame and the voltmeter is arranged between the auxiliary cathode and the base body on the turret. The metal cathode is powered by the power source, and the focus coil is arranged on both sides of the metal cathode.

所述的PVD製備半導體裝備用抗高溫蠕變接地基片的方法,其中該轉架的外部為環形帶,環形帶設置一處開口,開口處以彈簧連接。 The PVD method for preparing a high temperature resistant creep grounding substrate for a semiconductor device, wherein the outer portion of the turret is an endless belt, the annular belt is provided with an opening, and the opening is connected by a spring.

本發明的有益效果如下: The beneficial effects of the present invention are as follows:

1.本發明是用PVD法製備半導體裝備用抗高溫蠕變接地基片(1-50微米),和冷噴塗方法(100微米以上)相比較所製備的塗層厚度薄、與基體結合良好、塗層緻密,導電性能良好。 1. The invention adopts the PVD method to prepare a high temperature resistant creep grounding substrate for semiconductor equipment (1-50 micrometers), and the coating prepared by comparison with the cold spraying method (100 micrometers or more) is thin, has good bonding with the substrate, and is coated. Dense and good electrical conductivity.

2.本發明採用PVD方法,純鋁塗層是在真空條件下氣相沉積形成的,因此塗層緻密沒有氧化,從而提高接地基片的導電性能。 2. The invention adopts the PVD method, and the pure aluminum coating is formed by vapor deposition under vacuum conditions, so that the coating is dense without oxidation, thereby improving the electrical conductivity of the grounded substrate.

3.本發明還具有沉積效率高、安全、成本低和無環境污染等特點。 3. The invention also has the characteristics of high deposition efficiency, safety, low cost and no environmental pollution.

4、半導體裝備中接地基片非常薄,處於柔軟狀態,因此稱之為軟基片。在軟基片上製備導電塗層,要達到厚度均勻、結合力良好很難實現。本發明採用轉架和偏轉電磁線圈,減少了大顆粒鋁的產生,通過PVD法製備鋁塗層,能夠實現噴塗的塗層厚度均勻、結合力良好,薄膜厚 度控制在1-50微米範圍,結合強度達10-15MPa。 4. The grounding substrate in semiconductor equipment is very thin and in a soft state, so it is called a soft substrate. It is difficult to achieve a conductive coating on a soft substrate to achieve uniform thickness and good bonding force. The invention adopts the rotating frame and the deflection electromagnetic coil to reduce the generation of large-particle aluminum. The aluminum coating is prepared by the PVD method, and the coating thickness of the coating can be uniform, the bonding force is good, and the film thickness is thick. The degree of control is in the range of 1-50 microns, and the bonding strength is 10-15 MPa.

1‧‧‧真空室 1‧‧‧vacuum room

2‧‧‧轉架 2‧‧‧Turning

3‧‧‧金屬陰極 3‧‧‧Metal cathode

4‧‧‧聚焦線圈 4‧‧‧ Focus coil

5‧‧‧電源 5‧‧‧Power supply

6‧‧‧偏轉電磁線圈 6‧‧‧ deflection electromagnetic coil

7‧‧‧輔助陰極 7‧‧‧Auxiliary cathode

8‧‧‧陽極 8‧‧‧Anode

9‧‧‧電壓表 9‧‧‧Voltagemeter

10‧‧‧環形帶 10‧‧‧Ring belt

11‧‧‧彈簧 11‧‧‧ Spring

圖1為本發明的PVD真空鍍膜系統結構圖;圖2為本發明的轉架結構圖。 1 is a structural view of a PVD vacuum coating system of the present invention; and FIG. 2 is a structural view of a turret of the present invention.

如圖1、2所示,PVD真空鍍膜系統包括:真空室1、轉架2、金屬陰極3(純鋁靶)、聚焦線圈4、電源5、輔助陰極7、陽極8、電壓表9和偏轉電磁線圈6,兩個轉架2對稱設置於真空室1中,轉架2之間設置偏轉電磁線圈6,金屬陰極3與偏轉電磁線圈6相對應;轉架2與輔助陰極7相對應,在輔助陰極7與轉架2之間的通道兩側分別設置陽極8,輔助陰極7與轉架2上的半導體裝備用抗高溫蠕變接地基片的基體之間設置電壓表9,金屬陰極3通過電源5供電,金屬陰極3的兩側設置聚焦線圈4。轉架2的外部為環形帶10,環形帶10設置一處開口,開口處以彈簧11連接,半導體裝備用抗高溫蠕變接地基片的基體放置在環形帶10上,兩端予以固定,彈簧11的漲力使該基體緊繃,可以減少基體在鍍膜過程中由於溫度的變化產生形變的影響,從而提高膜層品質。 As shown in Figures 1 and 2, the PVD vacuum coating system includes: vacuum chamber 1, turret 2, metal cathode 3 (pure aluminum target), focus coil 4, power source 5, auxiliary cathode 7, anode 8, voltmeter 9 and deflection. The electromagnetic coil 6, the two turrets 2 are symmetrically disposed in the vacuum chamber 1, the deflection electromagnetic coil 6 is disposed between the turrets 2, the metal cathode 3 corresponds to the deflection electromagnetic coil 6, and the turret 2 corresponds to the auxiliary cathode 7, An anode 8 is disposed on each side of the channel between the auxiliary cathode 7 and the turret 2, and a voltmeter 9 is disposed between the auxiliary cathode 7 and the substrate of the high temperature creep grounding substrate for semiconductor equipment on the turret 2, and the metal cathode 3 passes through The power source 5 is powered, and the focus coil 4 is disposed on both sides of the metal cathode 3. The outer part of the turret 2 is an endless belt 10, and the endless belt 10 is provided with an opening. The opening is connected by a spring 11. The semiconductor device is placed on the endless belt 10 with a base body of a high temperature resistant creep grounding substrate, and the ends are fixed. The tensile force makes the substrate tight, which can reduce the influence of deformation of the substrate during the coating process due to temperature changes, thereby improving the quality of the film.

本發明PVD製備半導體裝備用抗高溫蠕變接地基片的方法,具體步驟如下:(1)該基體的前處理:將該基體表面先進行紋理處理,紋理處理工藝參數為:320#砂紙拋光,去除基體表面積碳層,再用無水乙醇 進行清洗;(2)採用物理氣相沉積工藝製備純鋁塗層,利用PVD真空鍍膜系統,使氣態的鋁原子定向沉積於該基體表面,形成純鋁塗層,製得半導體裝備用抗高溫蠕變接地基片。其物理氣相沉積工藝參數如下:距離550mm,陰極電壓20~40V,電流70~90A,真空度1×10-3~6×10-3Pa,輔助沉積電壓800V,輔助沉積電流1A,塗層厚度1~50微米。 The method for preparing a high temperature resistant creep grounding substrate for semiconductor equipment according to the PVD of the present invention is as follows: (1) pretreatment of the substrate: the surface of the substrate is first textured, and the texture processing parameter is: 320# sandpaper polishing, The carbon layer of the surface area of the substrate is removed and then washed with absolute ethanol; (2) a pure aluminum coating is prepared by a physical vapor deposition process, and a gaseous aluminum atom is deposited on the surface of the substrate by a PVD vacuum coating system to form a pure aluminum coating. A layer is used to produce a high temperature resistant creep grounding substrate for semiconductor equipment. The physical vapor deposition process parameters are as follows: distance 550mm, cathode voltage 20~40V, current 70~90A, vacuum degree 1×10 -3 ~6×10 -3 Pa, auxiliary deposition voltage 800V, auxiliary deposition current 1A, coating The thickness is 1~50 microns.

本實施例中,採用特定的工藝可以實現真空狀態下的金屬鋁塗層沉積,這種工藝過程能夠在鎳基合金等材料上形成均勻緻密的Al塗層,而不影響基體材料的性能,為製備高性能無氧塗層提供一種重要的工藝方法,採用PVD方法在鎳基合金表面成功地製備出性能良好的導電塗層。導電塗層的具體性能參數如下:導電性(5-7)×10-8歐姆/米,結合強度10-15MPa,詳見表1。 In this embodiment, a metal aluminum coating deposition under vacuum can be realized by a specific process, which can form a uniform and dense Al coating on a nickel-based alloy or the like without affecting the performance of the base material. The preparation of high performance oxygen-free coatings provides an important process for the successful preparation of conductive coatings on nickel-based alloy surfaces using the PVD method. The specific performance parameters of the conductive coating are as follows: conductivity (5-7) × 10 -8 ohm / m, bonding strength 10-15MPa, see Table 1 for details.

和冷噴塗製備的接地基片相比較,採用PVD法製備的半導體裝備用抗高溫蠕變接地基片具有塗層薄的特點。 Compared with the grounding substrate prepared by cold spraying, the high temperature creep grounding substrate for semiconductor equipment prepared by the PVD method has the characteristics of thin coating.

以上是本發明的優選實施例,在不脫離本發明構思的前提下,採用其他的PVD技術製備的半導體工藝裝備用抗高溫蠕變接地基片,也應視為本發明的保護範圍。 The above is a preferred embodiment of the present invention, and the high temperature creep grounding substrate for semiconductor process equipment prepared by using other PVD techniques should also be regarded as the protection scope of the present invention without departing from the concept of the present invention.

1‧‧‧真空室 1‧‧‧vacuum room

2‧‧‧轉架 2‧‧‧Turning

3‧‧‧金屬陰極 3‧‧‧Metal cathode

4‧‧‧聚焦線圈 4‧‧‧ Focus coil

5‧‧‧電源 5‧‧‧Power supply

6‧‧‧偏轉電磁線圈 6‧‧‧ deflection electromagnetic coil

7‧‧‧輔助陰極 7‧‧‧Auxiliary cathode

8‧‧‧陽極 8‧‧‧Anode

9‧‧‧電壓表 9‧‧‧Voltagemeter

Claims (4)

一種PVD製備半導體裝備用抗高溫蠕變接地基片的方法,其特徵在於,該方法以不銹鋼、鎳合金或耐熱鋼材料作為半導體裝備用抗高溫蠕變接地基片的基體,採用PVD技術在該基體表面製備無氧化純鋁塗層,製得半導體裝備用抗高溫蠕變接地基片;具體步驟如下:(1)該基體的前處理:將該基體表面先進行紋理處理,紋理處理工藝參數為:320#砂紙拋光,去除基體表面積碳層,再用無水乙醇進行清洗;(2)採用物理氣相沉積工藝製備純鋁塗層,利用PVD真空鍍膜系統,使氣態的鋁原子定向沉積於該基體表面,形成無氧化純鋁塗層。 A method for preparing a high temperature resistant creep grounding substrate for semiconductor equipment by PVD, characterized in that the method uses stainless steel, nickel alloy or heat resistant steel material as a base body of a high temperature resistant creep grounding substrate for semiconductor equipment, and PVD technology is used in the method. A non-oxidized pure aluminum coating is prepared on the surface of the substrate to obtain a high temperature resistant creep grounding substrate for semiconductor equipment; the specific steps are as follows: (1) Pretreatment of the substrate: the surface of the substrate is first textured, and the texture processing parameters are : 320# sandpaper polishing, removing the carbon layer of the surface area of the substrate, and then cleaning with absolute ethanol; (2) preparing a pure aluminum coating by physical vapor deposition, and using a PVD vacuum coating system to deposit a gaseous aluminum atom on the substrate. The surface forms an oxidized pure aluminum coating. 如請求項1所述的PVD製備半導體裝備用抗高溫蠕變接地基片的方法,其中,物理氣相沉積工藝參數如下:距離550mm,陰極電壓20~40V,電流70~90A,真空度1×10-3~6×10-3Pa,輔助沉積電壓800V,輔助沉積電流1A,純鋁塗層厚度1~50微米。 The method for preparing a high temperature creep grounding substrate for a semiconductor device according to the PVD of claim 1, wherein the physical vapor deposition process parameters are as follows: a distance of 550 mm, a cathode voltage of 20 to 40 V, a current of 70 to 90 A, and a degree of vacuum of 1×. 10 -3 ~ 6 × 10 -3 Pa, auxiliary deposition voltage 800V, auxiliary deposition current 1A, pure aluminum coating thickness 1~50 microns. 如請求項1所述的PVD製備半導體裝備用抗高溫蠕變接地基片的方法,其中,該PVD真空鍍膜系統包括:真空室、轉架、金屬陰極、聚焦線圈、電源、輔助陰極、陽極、電壓表和偏轉電磁線圈,兩個轉架對稱設置於真空室中,轉架之間設置偏轉電磁線圈,金屬陰極與偏轉電磁線圈相對應;轉架與輔助陰極相對應,在輔助陰極與轉架之間的通道兩側分別設置陽極,輔助陰極與轉架上的該基體之間設置電壓表,金屬陰極通過電源供電,金屬陰極的兩側設置聚焦線圈。 The method for preparing a high temperature creep grounding substrate for a semiconductor device according to the PVD of claim 1, wherein the PVD vacuum coating system comprises: a vacuum chamber, a turret, a metal cathode, a focusing coil, a power source, an auxiliary cathode, an anode, The voltmeter and the deflection electromagnetic coil, the two turrets are symmetrically arranged in the vacuum chamber, the deflection electromagnetic coil is arranged between the turrets, the metal cathode corresponds to the deflection electromagnetic coil; the turret corresponds to the auxiliary cathode, and the auxiliary cathode and the turret An anode is disposed on each side of the channel, a voltmeter is disposed between the auxiliary cathode and the substrate on the turret, the metal cathode is powered by the power source, and focus coils are disposed on both sides of the metal cathode. 如請求項3所述的PVD製備半導體裝備用抗高溫蠕變接地基片的方法, 其中,該轉架的外部為環形帶,環形帶設置一處開口,開口處以彈簧連接。 A method of preparing a high temperature resistant creep grounding substrate for a semiconductor device according to the PVD of claim 3, Wherein, the outer part of the turret is an endless belt, and the endless belt is provided with an opening, and the opening is connected by a spring.
TW105112221A 2015-05-22 2016-04-20 A Method for Preparing High Temperature Creep Grounding Substrate for Semiconductor Equipment by PVD TWI567212B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510268660.2A CN104928625B (en) 2015-05-22 2015-05-22 A kind of PVD prepares the method that semiconductor equipment high temperature creep-resisting is grounded substrate

Publications (2)

Publication Number Publication Date
TW201641723A TW201641723A (en) 2016-12-01
TWI567212B true TWI567212B (en) 2017-01-21

Family

ID=54116045

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105112221A TWI567212B (en) 2015-05-22 2016-04-20 A Method for Preparing High Temperature Creep Grounding Substrate for Semiconductor Equipment by PVD

Country Status (3)

Country Link
KR (1) KR101873633B1 (en)
CN (1) CN104928625B (en)
TW (1) TWI567212B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111534794A (en) * 2020-06-10 2020-08-14 常熟颢文电子科技有限公司 Method and device for forming pure aluminum plating on grounding substrate

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103348446A (en) * 2011-02-09 2013-10-09 应用材料公司 Uniformity tuning capable ESC grounding kit for RF PVD chamber
CN104294206A (en) * 2014-10-09 2015-01-21 沈阳富创精密设备有限公司 Preparation method of high-temperature creep resistant grounding substrate for semiconductor equipment

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4604641B2 (en) * 2004-10-18 2011-01-05 株式会社デンソー Semiconductor device
EP2602354A1 (en) 2011-12-05 2013-06-12 Pivot a.s. Filtered cathodic vacuum arc deposition apparatus and method
CN103834924A (en) * 2013-12-25 2014-06-04 利达光电股份有限公司 Method for preparing ultra-high purity aluminium and ultra-high purity aluminium alloy sputtering target material
CN104167468A (en) * 2014-06-27 2014-11-26 浙江晶科能源有限公司 Preparation method for improved crystalline silica solar energy battery back side structure

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103348446A (en) * 2011-02-09 2013-10-09 应用材料公司 Uniformity tuning capable ESC grounding kit for RF PVD chamber
CN104294206A (en) * 2014-10-09 2015-01-21 沈阳富创精密设备有限公司 Preparation method of high-temperature creep resistant grounding substrate for semiconductor equipment

Also Published As

Publication number Publication date
KR20160060015A (en) 2016-05-27
KR101873633B1 (en) 2018-08-02
CN104928625A (en) 2015-09-23
CN104928625B (en) 2017-06-16
TW201641723A (en) 2016-12-01

Similar Documents

Publication Publication Date Title
CN110055496B (en) Preparation process for preparing Cr coating on surface of nuclear zirconium alloy substrate
CN103805996A (en) Composite treating method for nitriding surface of metal material after coating
CN101698362A (en) Self-lubricating hard nanocomposite laminated coating and preparation method thereof
CN108468017B (en) Magnetron sputtering method for preparing silver-graphite composite coating on surface of copper contact
JP2012201890A (en) Laminate, conductive material, and method for producing laminate
TWI504767B (en) Sputtering target - support plate joint and its manufacturing method
TWI567212B (en) A Method for Preparing High Temperature Creep Grounding Substrate for Semiconductor Equipment by PVD
CN112935511A (en) Diffusion welding method for cobalt target and copper-zinc alloy back plate
CN106282887B (en) The in-situ preparation method of the dispersed particle-strengthened alloy coat of oxide crystallite
CN110424006A (en) A kind of technique preparing coating for metal surfaces using ion melting and coating technique
RU2012100186A (en) METHOD FOR APPLICATION ON METAL PARTS OF COMPLEX PROTECTIVE COATING AGAINST EXPOSURE TO HYDROGEN
CN110144555B (en) Beryllium material surface titanium nitride film layer and preparation method thereof
CN107723707A (en) The preparation method and steel workpiece of metal coating
CN108715989B (en) Preparation method of plasma spraying insulating coating
CN103643203B (en) A kind of technique at iron-based LED down-lead bracket copper-depositing on surface+tungsten compound coating
CN103290358A (en) Antiwear and anticorrosion composite coating for mechanical part surface, and preparation method thereof
CN103225058A (en) High-temperature-oxidation-resistant austenitic stainless steel and preparation method thereof
TW201723201A (en) Hydrophobic alloy film and manufacturing method thereof
CN104109830A (en) Surface hafnium-infiltrated austenitic stainless steel resistant to high temperature and preparation method thereof
KR102245974B1 (en) Inner pot container for electric induction heating-type electric rice cooker having excellent corrosion resistance and manufacturing method thereof
CN106119786A (en) A kind of preparation method possessing wear-and corrosion-resistant coating molybdenum alloy sheet material
JP2010043347A (en) Ultra nanocrystal diamond film laminate and its method for manufacturing
KR20210011167A (en) Coating method for sputtering apparatus of semiconductor manufacturing process and sputtering apparatus having coating by this method
CN114921759B (en) Multi-arc ion plating coating process
CN104762591A (en) Manufacturing method of silicon film on diamond surface by vacuum ion plating